S.Y. Kim, N. Gopal and L.T. Pillage, “Time-Domain Macromodels for VLSI Interconnect Analysis”, IEEE Transactions on Computer-Aided Design, pp. 1257-1270, October 1994.
http://users.ece.cmu.edu/~pileggi/wp-content/uploads/2020/05/CMU-logo-v4.png00awphttp://users.ece.cmu.edu/~pileggi/wp-content/uploads/2020/05/CMU-logo-v4.pngawp1994-10-01 00:00:002018-06-28 16:20:32Time-Domain Macromodels for VLSI Interconnect Analysis
0replies
Leave a Reply
Want to join the discussion? Feel free to contribute!
Leave a Reply
Want to join the discussion?Feel free to contribute!