F. Dartu, N. Menezes, J. Qian and L.T. Pillage, “A Gate Delay Model for High Performance CMOS”, Proceedings Design Automation Conference, June 1994.
http://users.ece.cmu.edu/~pileggi/wp-content/uploads/2020/05/CMU-logo-v4.png00awphttp://users.ece.cmu.edu/~pileggi/wp-content/uploads/2020/05/CMU-logo-v4.pngawp1994-06-01 08:00:002018-06-28 16:20:39A Gate Delay Model for High Performance CMOS
0replies
Leave a Reply
Want to join the discussion? Feel free to contribute!
Leave a Reply
Want to join the discussion?Feel free to contribute!