A Metric-Embedding Inspired Approach to Timing-driven FPGA Placement

/0 Comments/in , , /by

P. Gopalakrishnan, X. Li and L. Pileggi, “A Metric-Embedding Inspired Approach to Timing-driven FPGA Placement”, Design Automation Conference, June 2006.

Projection-Based Statistical Analysis of Full-Chip Leakage Power with Non-Log-Normal Distributions

/0 Comments/in , , /by

X. Li, J. Le and L. Pileggi, “Projection-Based Statistical Analysis of Full-Chip Leakage Power with Non-Log-Normal Distributions”, Design Automation Conference, June 2006.

Maximization of layout printability/manufacturability by extreme layout regularity

/0 Comments/in , , /by

T. Jhaveri, L. Pileggi, V. Rovner, A.J. Strojwas, “Maximization of layout printability/manufacturability by extreme layout regularity”, SPIE 31st International Symposium on Microlithography Symposium (invited presentation), February 2006.

Regular Fabrics for Nano-Scaled CMOS Technologies

/0 Comments/in , , /by

L. Pileggi and A.J. Strojwas, “Regular Fabrics for Nano-Scaled CMOS Technologies”, International Solid State Circuits Conference (invited presentation), February 2006.

Performance-Centering Optimization for System-Level Analog Design Exploration

/0 Comments/in , , /by

X. Li, J. Wang, W. Chiang and L. Pileggi, “Performance-Centering Optimization for System-Level Analog Design Exploration”, Proceedings of the International Conference on Computer-Aided Design, November 2005.

Projection-Based Performance Modeling for Inter/Intra-Die Variations

/0 Comments/in , , /by

X. Li, J. Le, L. Pileggi and A.J. Strojwas, “Projection-Based Performance Modeling for Inter/Intra-Die Variations”, Proceedings of the International Conference on Computer-Aided Design, November 2005.

Defining Statistical Sensitivity for Timing Optimization of Logic Circuits with Large-Scale Process and Environmental Variations

/0 Comments/in , , /by

X. Li, J. Le, M. Celik and L. Pileggi, “Defining Statistical Sensitivity for Timing Optimization of Logic Circuits with Large-Scale Process and Environmental Variations”, Proceedings of the International Conference on Computer-Aided Design, November 2005.

Parameterized Interconnect Order Reduction with Explicit-and-Implicit Multi-Parameter Moment Matching for Inter/Intra-Die Variations

/0 Comments/in , , /by

X. Li, P. Li and L. Pileggi, “Parameterized Interconnect Order Reduction with Explicit-and-Implicit Multi-Parameter Moment Matching for Inter/Intra-Die Variations”, Proceedings of the International Conference on Computer-Aided Design, November 2005.

Temperature-Dependent Optimization of Cache Leakage Power Dissipation

/0 Comments/in , , /by

P. Li, Y. Dong and L. Pileggi, “Temperature-Dependent Optimization of Cache Leakage Power Dissipation”, Proceedings of the International Conference on Computer Design, October 2005.

A Behavioral Level Approach for Nonlinear Dynamic Modeling of Voltage-Controlled Oscillators

/0 Comments/in , , /by

R. Batra, P. Li, L. Pileggi, W.J. Chiang, “A Behavioral Level Approach for Nonlinear Dynamic Modeling of Voltage-Controlled Oscillators”, Int’l Custom Integrated Circuits Conference, Sept. 2005.