Chips

Low power SRAM	Low power interconnect
Reconfigurable Memory	Burst mode packet receiver using a second order DLL
SRAM with reconfigurable replica bitline	SRAM with offset compensated sense amplifiers and cell characterizer