Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization
N. Menezes, S. Pullela and L. Pileggi, “Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization”, Proceedings of the Design Automation Conference, 1995.
Leave a Reply
Want to join the discussion?Feel free to contribute!