Modeling Signal Waveshapes for Empirical CMOS Gate Delay Models

Florentin Dartu and Lawrence T. Pileggi, “Modeling Signal Waveshapes for Empirical CMOS Gate Delay Models”, Sixth International Workshop on Power and Timing Modeling, Optimization and Simulation, September 1996.

0 replies

Leave a Reply

Want to join the discussion?
Feel free to contribute!

Leave a Reply