Timing Metrics for Physical Design of Deep Submicron Technologies

L. Pileggi, “Timing Metrics for Physical Design of Deep Submicron Technologies”, Invited paper, International Symposium on Physical Design, April 1998.

A Simple Algorithm for Calculating Frequency-Dependent Inductance Bounds

Zhijiang (John) He and Lawrence T. Pileggi, “A Simple Algorithm for Calculating Frequency-Dependent Inductance Bounds”, Proceedings of the Custom Integrated Circuits Conference, May 1998.

A Hierarchical Decomposition Methodology for Multistage Clock Circuits

G. Ellis, L.T. Pileggi, R.A. Rutenbar, “A Hierarchical Decomposition Methodology for Multistage Clock Circuits”, Proceedings of the International Conference on Computer-Aided Design, 1997.

PRIMA: Passive Reduced-order Interconnect Macromodeling Algorithm

A. Odabasioglu, M. Celik, L.T. Pileggi, “PRIMA: Passive Reduced-order Interconnect Macromodeling Algorithm”, Proceedings of the International Conference on Computer-Aided Design, 1997.

Clustering and Load Balancing for Buffered Clock Tree Synthesis

A. Mehta, Y-P. Chen, N. Menezes, L. T.Pileggi and M. Wong, “Clustering and Load Balancing for Buffered Clock Tree Synthesis”, Proceedings of the Int’l Conference on Computer Design, October 1997.

CMOS Gate Delay Models for General RLC Loading

Ravishankar Arunachalam, Florentin Dartu and Lawrence T.Pileggi, “CMOS Gate Delay Models for General RLC Loading”, Proceedings of the Int’l Conference on Computer Design, October 1997.

SPIE: Sparse PEEC Inductance Extraction

John He, Mustafa Celik and Lawrence Pileggi, “SPIE: Sparse PEEC Inductance Extraction”, Proceedings of the Design Automation Conference, 1997.

Bounds for BEM Capacitance Extraction

Michael Beattie and Lawrence Pileggi, “Bounds for BEM Capacitance Extraction”, Proceedings of the Design Automation Conference, 1997.

Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling

Florin Dartu and Lawrence Pileggi, “Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling”, Proceedings of the Design Automation Conference, 1997.

EWA: Exact Wire Sizing Algorithm

R. Kay, G. Bucheuv, and L. Pileggi, “EWA: Exact Wire Sizing Algorithm”, 1997 International Symposium on Physical Design, April 1997.