V. Chandra, H. Schmit and L. Pileggi, “A Power Aware System Level Interconnect Design Methodology for Latency-Insensitive”, Proceedings of the International Conference on Computer-Aided Design, November 2004.