Delay Evaluation with Lumped Linear RLC Interconnect Circuit Models
L.T. Pillage and R.A. Rohrer, “Delay Evaluation with Lumped Linear RLC Interconnect Circuit Models”, Proceedings Decennial Caltech Conference on VLSI, March 1989.
Archive for month: March, 1989
