Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
fpga_architecture_for_computing [2022/08/20 11:15] – [Students] edit | fpga_architecture_for_computing [2023/02/03 13:15] (current) – [Students] edit | ||
---|---|---|---|
Line 11: | Line 11: | ||
* Shashank Obla | * Shashank Obla | ||
* Siddharth Sahay | * Siddharth Sahay | ||
+ | * Eric Tang | ||
* Chengyue Wang | * Chengyue Wang | ||
* Past | * Past | ||
Line 64: | Line 65: | ||
* Our initial concept is based on factoring out the concerns for data orchestration from the compute kernels. The in-fabric computation kernels interacting with only the simple on-chip SRAM blocks for data input and output ([[https:// | * Our initial concept is based on factoring out the concerns for data orchestration from the compute kernels. The in-fabric computation kernels interacting with only the simple on-chip SRAM blocks for data input and output ([[https:// | ||
* We later introduced a soft-logic CoRAM abstraction layer with further elevated kernel and control thread application-level interfaces that directly support the high-level semantics of commonly-used in-memory data structure types (e.g., streams, arrays, linked lists, and trees) ([[https:// | * We later introduced a soft-logic CoRAM abstraction layer with further elevated kernel and control thread application-level interfaces that directly support the high-level semantics of commonly-used in-memory data structure types (e.g., streams, arrays, linked lists, and trees) ([[https:// | ||
- | * We developed the [[https://research.ece.cmu.edu/calcm/ | + | * We developed the [[https://github.com/crossroadsfpga/ |
| | ||
Line 107: | Line 108: | ||
* [[http:// | * [[http:// | ||
* [[http:// | * [[http:// | ||
- | * [[http://research.ece.cmu.edu/calcm/connect |CONNECT NoC Generator]] | + | * [[https://github.com/crossroadsfpga/connect |CONNECT NoC Generator]] |
* [[http:// | * [[http:// | ||