Both sides previous revisionPrevious revisionNext revision | Previous revisionLast revisionBoth sides next revision |
research [2020/09/27 20:47] – [Select papers representing different past time periods] edit | research [2022/01/20 15:23] – [Current Projects] edit |
---|
====== Research ====== | ====== Research ====== |
| |
James C. Hoe is interested in many aspects of computer architecture and digital hardware design. His current research focuses on computer architecture, reconfigurable computing and high-level hardware design and synthesis. ([[https://scholar.google.com/citations?user=ZnRhcFUAAAAJ&hl=en |Google Scholar Profile]], [[research#select_past_papers |select papers]] and [[students#graduated_students | student theses]]) | James C. Hoe is interested in many aspects of computer architecture and digital hardware design. His current research focuses on computer architecture, reconfigurable computing, and high-level hardware design and synthesis. |
| |
| * [[https://scholar.google.com/citations?user=ZnRhcFUAAAAJ&hl=en |Google Scholar Profile]] |
| * [[students#graduated_students | Student theses]] |
| |
| |
===== Current Projects ===== | ===== Current Projects ===== |
| |
* [[FPGA Architecture for Computing]] | * [[https://www.crossroadsfpga.org |Intel/VMware Crossroads 3D-FPGA Academic Research Center]] (see also [[FPGA Architecture for Computing]]) |
| |
* [[Digital Signal Processing Hardware | Digital Signal Processing Hardware]] | * [[https://github.com/crossroadsfpga/pigasus |Pigasus Network Intrusion Detection and Prevention System]] |
| |
* [[https://conix.io/ |CONIX: Computing On Network Infrastructure]] (SRC JUMP Center) | * [[https://conix.io/ |CONIX: Computing On Network Infrastructure]] (SRC JUMP Center) |
| |
| * [[Digital Signal Processing Hardware]] (see also [[http://www.spiral.net/ |SPIRAL]]) |
| |
| |
| |
| |
| |
===== Downloads and Demos ===== | |
* Frozen Snapshots (i.e., the student responsible graduated) | |
* [[http://research.ece.cmu.edu/~coram/doku.php?id=connect-hls |CONNECT in C for Vivado HLS]] | |
* [[http://research.ece.cmu.edu/calcm/connect |CONNECT Network-on-chip RTL Generator]] (Michael Papamichael now at MSR) | |
* [[http://research.ece.cmu.edu/~coram/doku.php?id=corflow_beta |CoRAM-classic demo and download]] (Eric Chung now at MSR) | |
* [[http://research.ece.cmu.edu/coram/doku.php?id=graphgencnn |GraphGen demo and download]] (Gabe Weisz now at ISI) | |
* [[http://www.spiral.net/hardware/dftgen.html| FFT Hardware IP Generator]] (Peter Milder now at SUNY Stony Brook) | |
* [[http://www.t-piper.net |T-piper tools, examples and tutorials]] ( Eriko Nurvitadhi now at Intel Labs) | |
* [[http://www.ece.cmu.edu/~protoflex/doku.php#instructions_for_obtaining_the_source_code | ProtoFlex]] (Eric Chung now at MSR) | |