Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision | ||
research [2018/04/28 11:55] – [Select Papers] edit | research [2018/07/03 09:48] – [Research] edit | ||
---|---|---|---|
Line 3: | Line 3: | ||
James C. Hoe is interested in many aspects of computer architecture and digital hardware design. | James C. Hoe is interested in many aspects of computer architecture and digital hardware design. | ||
+ | His current major research focus is on devising a new FPGA | ||
+ | architecture for power efficient, high-performance computing. His | ||
+ | research group is working on the CoRAM application development | ||
+ | framework that (1) presents a virtualized FPGA execution environment | ||
+ | and (2) offers a high-level programming abstraction to specify the | ||
+ | control sequencing of kernel invocations and data movements. | ||
+ | further developing an FPGA runtime environment that incorporates | ||
+ | partial reconfiguration, | ||
+ | manage an FPGA as a dynamically sharable multitasking compute | ||
+ | resource. | ||
Line 20: | Line 30: | ||
- | |||
- | ===== Downloads and Demos ===== | ||
- | * Frozen Snapshots (i.e., the student responsible graduated) | ||
- | * [[http:// | ||
- | * [[http:// | ||
- | * [[http:// | ||
- | * [[http:// | ||
- | * [[http:// | ||
- | * [[http:// | ||
- | * [[http:// | ||
===== Select Papers ===== | ===== Select Papers ===== | ||
- | * Gabriel Weisz and James C. Hoe. **CoRAM++: Supporting Data-Structure-Specific Memory Interfaces for FPGA Computing**. Proc. International Conference on Field-programmable Logic and Applications (FPL), September 2015. ([[http:// | + | * **CoRAM++: Supporting Data-Structure-Specific Memory Interfaces for FPGA Computing**. Gabriel Weisz and James C. Hoe. Proc. International Conference on Field-programmable Logic and Applications (FPL), September 2015. ([[http:// |
* **Computer Generation of Hardware for Digital Signal Processing Transforms**. Peter A. Milder, Franz Franchetti, James C. Hoe, and Markus Püschel. | * **Computer Generation of Hardware for Digital Signal Processing Transforms**. Peter A. Milder, Franz Franchetti, James C. Hoe, and Markus Püschel. | ||
* **CONNECT: Re-Examining Conventional Wisdom for Designing NoCs in the Context of FPGAs**. Michael Papamichael and James C. Hoe. Proc. ACM International Symposium on Field-Programmable Gate Arrays (FPGA), February 2012. ([[http:// | * **CONNECT: Re-Examining Conventional Wisdom for Designing NoCs in the Context of FPGAs**. Michael Papamichael and James C. Hoe. Proc. ACM International Symposium on Field-Programmable Gate Arrays (FPGA), February 2012. ([[http:// | ||
Line 63: | Line 63: | ||
* [[Cluster Computing|High Performance Cluster Computing]] (1992~2000, a.k.a., Start-X and Start-Jr) | * [[Cluster Computing|High Performance Cluster Computing]] (1992~2000, a.k.a., Start-X and Start-Jr) | ||
+ | |||
+ | |||
+ | |||
+ | ===== Downloads and Demos ===== | ||
+ | * Frozen Snapshots (i.e., the student responsible graduated) | ||
+ | * [[http:// | ||
+ | * [[http:// | ||
+ | * [[http:// | ||
+ | * [[http:// | ||
+ | * [[http:// | ||
+ | * [[http:// | ||
+ | * [[http:// |