Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
Next revisionBoth sides next revision
research [2018/01/23 03:11] – [Select Papers] editresearch [2018/04/28 11:55] – [Select Papers] edit
Line 12: Line 12:
  
   * [[http://www.cs.cmu.edu/smartheadlight/index.html |Smart Headlights]]   * [[http://www.cs.cmu.edu/smartheadlight/index.html |Smart Headlights]]
 +
 +  * [[https://conix.io/ |CONIX: Computing On Network Infrastructure]]  (SRC JUMP Center)
  
  
Line 20: Line 22:
  
 ===== Downloads and Demos ===== ===== Downloads and Demos =====
-  * Active Development 
-    * [[http://www.ece.cmu.edu/~coram/doku.php?id=connect-hls |CONNECT in C for Vivado HLS]] 
   * Frozen Snapshots (i.e., the student responsible graduated)   * Frozen Snapshots (i.e., the student responsible graduated)
 +    * [[http://www.ece.cmu.edu/~coram/doku.php?id=connect-hls |CONNECT in C for Vivado HLS]]
     * [[http://www.ece.cmu.edu/calcm/connect |CONNECT Network-on-chip RTL Generator]] (Michael Papamichael now at MSR)     * [[http://www.ece.cmu.edu/calcm/connect |CONNECT Network-on-chip RTL Generator]] (Michael Papamichael now at MSR)
     * [[http://www.ece.cmu.edu/~coram/doku.php?id=corflow_beta |CoRAM-classic demo and download]] (Eric Chung now at MSR)     * [[http://www.ece.cmu.edu/~coram/doku.php?id=corflow_beta |CoRAM-classic demo and download]] (Eric Chung now at MSR)
Line 32: Line 33:
  
 ===== Select Papers ===== ===== Select Papers =====
 +    * Gabriel Weisz and James C. Hoe. **CoRAM++: Supporting Data-Structure-Specific Memory Interfaces for FPGA Computing**. Proc.  International Conference on Field-programmable Logic and Applications (FPL), September 2015. ([[http://www.ece.cmu.edu/~jhoe/distribution/2015/fpl2015.pdf |pdf]] | [[fpga_architecture_for_computing |project]])
     * **Computer Generation of Hardware for Digital Signal Processing Transforms**. Peter A. Milder, Franz Franchetti, James C. Hoe, and Markus Püschel.  ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 17 Issue 2, April 2012.  ([[http://portal.acm.org/citation.cfm?id=2159547 |acm]] | [[digital_signal_processing_hardware |project]])     * **Computer Generation of Hardware for Digital Signal Processing Transforms**. Peter A. Milder, Franz Franchetti, James C. Hoe, and Markus Püschel.  ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 17 Issue 2, April 2012.  ([[http://portal.acm.org/citation.cfm?id=2159547 |acm]] | [[digital_signal_processing_hardware |project]])
     * **CONNECT: Re-Examining Conventional Wisdom for Designing NoCs in the Context of FPGAs**. Michael Papamichael and James C. Hoe. Proc. ACM International Symposium on Field-Programmable Gate Arrays (FPGA), February 2012. ([[http://www.ece.cmu.edu/~jhoe/distribution/2012/fpga12mp.pdf |pdf]] | [[fpga_architecture_for_computing |project]])      * **CONNECT: Re-Examining Conventional Wisdom for Designing NoCs in the Context of FPGAs**. Michael Papamichael and James C. Hoe. Proc. ACM International Symposium on Field-Programmable Gate Arrays (FPGA), February 2012. ([[http://www.ece.cmu.edu/~jhoe/distribution/2012/fpga12mp.pdf |pdf]] | [[fpga_architecture_for_computing |project]])