Both sides previous revisionPrevious revision | Next revisionBoth sides next revision |
home [2021/01/26 13:53] – [James C. Hoe's Home Page] edit | home [2021/02/05 13:40] – [James C. Hoe's Home Page] edit |
---|
| |
I am a Professor of [[http://www.ece.cmu.edu |Electrical and Computer Engineering]] at [[http://www.cmu.edu |Carnegie Mellon University]]. ([[https://www.ece.cmu.edu/directory/bios/hoe-james.html |My official webpage]].) My [[Research|research interests]] include computer architecture, reconfigurable computing and high-level hardware description and synthesis. I received my Ph.D. in EECS from MIT in 2000 (S.M., 1994). I received my B.S. in EECS from UC Berkeley in 1992. | I am a Professor of [[http://www.ece.cmu.edu |Electrical and Computer Engineering]] at [[http://www.cmu.edu |Carnegie Mellon University]]. ([[https://www.ece.cmu.edu/directory/bios/hoe-james.html |My official webpage]].) My [[Research|research interests]] include computer architecture, reconfigurable computing and high-level hardware description and synthesis. I received my Ph.D. in EECS from MIT in 2000 (S.M., 1994). I received my B.S. in EECS from UC Berkeley in 1992. |
I am currently serving as the Associate Editor-in-Chief of [[https://www.computer.org/csdl/journals/tc |IEEE Transactions on Computers (IEEE-TC)]]. | I am leading the newly formed [[https://www.nexusfpga.org |Nexus FPGA Research Center]]. I am currently serving as the Associate Editor-in-Chief of [[https://www.computer.org/csdl/journals/tc |IEEE Transactions on Computers (IEEE-TC)]]. |
I am an IEEE Fellow (2013). | I am an IEEE Fellow (2013). |
| |
| |
* [[Advice Column |Recommendations for ECE undergrads]] | * [[Advice Column |Recommendations for ECE undergrads]] |
| * [[https://www.nexusfpga.org |Nexus FPGA Research Center]] |
* [[FPGA Architecture for Computing]] | * [[FPGA Architecture for Computing]] |
* [[fpga_architecture_for_computing#network_function_acceleration |Pigasus FPGA-enabled 100Gbps Network Intrusion Detection and Prevention System]] ([[https://github.com/cmu-snap/pigasus |github]]) | * [[fpga_architecture_for_computing#network_function_acceleration |Pigasus FPGA-enabled 100Gbps Network Intrusion Detection and Prevention System]] ([[https://github.com/cmu-snap/pigasus |github]]) |