| Both sides previous revisionPrevious revisionNext revision | Previous revisionLast revisionBoth sides next revision |
| home [2020/11/09 16:50] – [James C. Hoe's Home Page] edit | home [2023/09/13 03:16] – edit |
|---|
| ====== James C. Hoe's Home Page ====== | ====== James C. Hoe's Home Page ====== |
| |
| I am a Professor of [[http://www.ece.cmu.edu |Electrical and Computer Engineering]] at [[http://www.cmu.edu |Carnegie Mellon University]]. ([[https://www.ece.cmu.edu/directory/bios/hoe-james.html |My official webpage]].) My [[Research|research interests]] include computer architecture, reconfigurable computing and high-level hardware description and synthesis. I received my Ph.D. in EECS from MIT in 2000 (S.M., 1994). I received my B.S. in EECS from UC Berkeley in 1992. | I am a Professor of [[http://www.ece.cmu.edu |Electrical and Computer Engineering]] at [[http://www.cmu.edu |Carnegie Mellon University]]. ([[https://www.ece.cmu.edu/directory/bios/hoe-james.html |My official webpage]].) My [[Research|research interests]] include computer architecture, reconfigurable computing, and high-level hardware description and synthesis. I lead the [[https://www.crossroadsfpga.org |Intel/VMware Crossroads 3D-FPGA Academic Research Center]]. |
| I am currently serving as the Associate Editor-in-Chief of [[https://www.computer.org/csdl/journals/tc |IEEE Transactions on Computers (IEEE-TC)]]. | |
| I am an IEEE Fellow (2013). | |
| |
| |
| | I received my PhD in EECS from MIT in 2000 (S.M., 1994). I received my BS in EECS from UC Berkeley in 1992. I am an IEEE Fellow (2013). |
| {{:calcm_fence.jpg?450}} Find out about [[https://research.ece.cmu.edu/~calcm | CALCM]] and [[http://en.wikipedia.org/wiki/Carnegie_Mellon_University_traditions#The_fence |the Fence]] | |
| |
| == Current Courses == | == Current Courses == |
| * Fall: [[18-643 Reconfigurable Logic |ECE 18-643: Reconfigurable Logic - Technology, Architecture and Applications]] | * Fall: [[18-643 Reconfigurable Logic |ECE 18-643: Reconfigurable Logic - Technology, Architecture and Applications]] |
| |
| == Office Hours == | |
| |
| For Fall 2020, I am holding office hours open to all matters and all students on Tuesdays 10~11 and Wednesdays 11~12. If you are not an 18643 student, please send a heads-up [[how_to_contact_me | email]] to confirm. Please email for an appointment if you cannot make it to the regular hours. | |
| |
| | == Check This Out! == |
| |
| | * [[https://www.youtube.com/watch?v=2AMKJlXHZRI |What I am thinking about (Youtube)]] |
| | * [[https://www.crossroadsfpga.org |Intel/VMware Crossroads 3D-FPGA Academic Research Center]] ([[FPGA Architecture for Computing]]) |
| | * [[https://github.com/crossroadsfpga/connect |CONNECT NoC Generator]] relaunched with 3-clause BSD license without use restrictions. |
| | * [[fpga_architecture_for_computing#network_function_acceleration |Pigasus FPGA-enabled 100Gbps Network Intrusion Detection and Prevention System]] ([[https://github.com/crossroadsfpga/pigasus |github]]) |
| | * [[https://www.crossroadsfpga.org/seminars.html |Crossroads FPGA Research Seminars]] and [[https://research.ece.cmu.edu/~calcm |Computer Architecture Seminars (CALCM)]] |
| | * [[Advice Column |Advice for ECE undergrads]] |
| | * [[a_term_project_for_teaching_superscalar_out-of-order |Superscalar Club]] |
| |
| == Check This Out! == | |
| |
| * [[Advice Column |Recommendations for ECE undergrads]] | |
| * [[FPGA Architecture for Computing]] | |
| * [[fpga_architecture_for_computing#network_function_acceleration |Pigasus 100Gbps Network Intrusion Detection and Prevention System]] | |
| * [[https://research.ece.cmu.edu/~calcm |Computer Architecture Seminars (CALCM)]] | |
| |
| | |
| | |
| | {{:calcm_fence.jpg?450}} Find out about [[https://research.ece.cmu.edu/~calcm | CALCM]] and [[http://en.wikipedia.org/wiki/Carnegie_Mellon_University_traditions#The_fence |the Fence]] |
| |
| |
