Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision |
home [2020/01/05 22:04] – jhoe | home [2020/01/09 16:18] – edit |
---|
== Office Hours == | == Office Hours == |
| |
For Spring 2020, I am holding office hours open to all matters and all students on Mondays and Tuesdays 11:00~12:00. If you are not an 18447 student, please send a heads-up [[how_to_contact_me | email]] to confirm. Please email for an appointment if you cannot make it to the regular hours. 18447 students can usually catch me at the end of lectures. | For Spring 2020, I am holding office hours open to all matters and all students on Mondays 10~11 and Wednesdays 11~12. If you are not an 18447 student, please send a heads-up [[how_to_contact_me | email]] to confirm. Please email for an appointment if you cannot make it to the regular hours. 18447 students can usually catch me at the end of lectures. |
| |
| |
== Check This Out! == | == Check This Out! == |
| |
* [[https://users.ece.cmu.edu/~jhoe/distribution/2017/18643-L07-essential.pdf | Very short lesson on RTL Verilog]] | * [[Advice Column |Recommendations for ECE undergrads]] |
* [[https://research.ece.cmu.edu/~coram/doku.php?id=connect-hls | Can you use Vivado-HLS where you should be using Verilog?]] | * [[https://users.ece.cmu.edu/~jhoe/distribution/2017/18643-L07-essential.pdf |Very short lesson on RTL Verilog]] |
| * [[https://research.ece.cmu.edu/~coram/doku.php?id=connect-hls |Can you use Vivado-HLS where you should be using Verilog?]] |
* [[FPGA Architecture for Computing]] | * [[FPGA Architecture for Computing]] |
* [[https://research.ece.cmu.edu/~calcm/doku.php?id=seminars:seminars | Computer Architecture Seminars (CALCM)]] | * [[https://research.ece.cmu.edu/~calcm |Computer Architecture Seminars (CALCM)]] |
| |
| |