Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision |
home [2020/01/05 22:04] – jhoe | home [2020/01/06 11:33] – edit |
---|
== Check This Out! == | == Check This Out! == |
| |
* [[https://users.ece.cmu.edu/~jhoe/distribution/2017/18643-L07-essential.pdf | Very short lesson on RTL Verilog]] | * [[Advice Column |Recommendations for ECE undergrads]] |
* [[https://research.ece.cmu.edu/~coram/doku.php?id=connect-hls | Can you use Vivado-HLS where you should be using Verilog?]] | * [[https://users.ece.cmu.edu/~jhoe/distribution/2017/18643-L07-essential.pdf |Very short lesson on RTL Verilog]] |
| * [[https://research.ece.cmu.edu/~coram/doku.php?id=connect-hls |Can you use Vivado-HLS where you should be using Verilog?]] |
* [[FPGA Architecture for Computing]] | * [[FPGA Architecture for Computing]] |
* [[https://research.ece.cmu.edu/~calcm/doku.php?id=seminars:seminars | Computer Architecture Seminars (CALCM)]] | * [[https://research.ece.cmu.edu/~calcm |Computer Architecture Seminars (CALCM)]] |
| |
| |