Both sides previous revisionPrevious revision | Next revisionBoth sides next revision |
home [2019/10/22 14:41] – edit | home [2019/11/26 01:15] – edit |
---|
| |
* [[https://users.ece.cmu.edu/~jhoe/distribution/2017/18643-L07-essential.pdf | Very short lesson on RTL Verilog]] | * [[https://users.ece.cmu.edu/~jhoe/distribution/2017/18643-L07-essential.pdf | Very short lesson on RTL Verilog]] |
* [[http://research.ece.cmu.edu/calcm/connect_hls | Can you use Vivado-HLS where you should be using Verilog?]] | * [[https://research.ece.cmu.edu/~coram/doku.php?id=connect-hls | Can you use Vivado-HLS where you should be using Verilog?]] |
* [[FPGA Architecture for Computing]] | * [[FPGA Architecture for Computing]] |
* [[http://research.ece.cmu.edu/~calcm/doku.php?id=seminars:seminars | Computer Architecture Seminars (CALCM)]] | * [[https://research.ece.cmu.edu/~calcm/doku.php?id=seminars:seminars | Computer Architecture Seminars (CALCM)]] |
| |
| |