no way to compare when less than two revisions
Differences
This shows you the differences between two versions of the page.
Next revision | |||
— | fpga_prototyping_and_emulation_of_computer_systems [2017/09/29 14:11] – external edit 127.0.0.1 | ||
---|---|---|---|
Line 1: | Line 1: | ||
+ | ====== FPGA Prototyping and Emulation of Computer Systems ====== | ||
+ | This research explores the application of Field Programmable Gate Arrays (FPGA) and High-level Hardware Synthesis technologies in computer systems prototyping and emulation. | ||
+ | |||
+ | * **Students** | ||
+ | * [[http:// | ||
+ | * [[http:// | ||
+ | * [[http:// | ||
+ | * **ProtoFlex Opensource** ([[http:// | ||
+ | * **[[http:// | ||
+ | * **Publications** | ||
+ | * **FPGA-Accelerated Simulation of Computer Systems**. H. Angepat, D. Chiou, E. S. Chung, and J. C. Hoe. Synthesis Lectures on Computer Architecture #29, Morgan & | ||
+ | * **Fast Scalable FPGA-Based Network-on-Chip Simulation Models**. M. K. Papamichael. Formal Methods and Models for Codesign (MEMOCODE), July 2011. ([[http:// | ||
+ | * **FIST: A Fast, Lightweight, | ||
+ | * **High-level Design and Validation of the BlueSPARC Multithreaded Processor**. E. S. Chung and J. C. Hoe. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 29, Issue 10, pp 1459-1470, October 2010. ([[http:// | ||
+ | * **Implementing a High-performance Multithreaded Microprocessor: | ||
+ | * **ProtoFlex: | ||
+ | * **A Complexity-Effective Architecture for Accelerating Full-System Multiprocessor Simulations Using FPGAs**. E. S. Chung, E. Nurvitadhi, J. C. Hoe, B. Falsafi and K. Mai. International Symposium on Field Programmable Gate Arrays (FPGA), February 2008. ([[http:// | ||
+ | * **RAMP: A Research Accelerator for Multiple Processors**. J. Wawrzynek, D. A. Patterson, M. Oskin, S.-L. Lu, C. Kozyrakis, J. C. Hoe, D. Chiou, K. Asanovic. IEEE Micro, Volume 27, Number 2 , March/April 2007. ([[http:// | ||
+ | * **RAMP: Research Accelerator for Multiple Processors - A Community Vision for a Shared Experimental Parallel HW/SW Platform**. Arvind, K. Asanovic, D. Chiou, J. C. Hoe, C. Kozyrakis, S.-L. Lu, M. Oskin, D. Patterson, J. Rabaey, J. Wawrzynek. September 2005. ([[http:// | ||
+ | * **In-System FPGA Prototyping of an Itanium Microarchitecture**. R. Wunderlich and J. C. Hoe. International Conference on Computer Design (ICCD), October 2004. ([[http:// | ||
+ | * **High-Level Modeling and FPGA Prototyping of Microprocessors**. J. Ray and J. C. Hoe. International Symposium on Field Programmable Gate Arrays (FPGA), February 2003. ([[http:// |