Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
18-643_course_schedule_fall_2020 [2024/01/03 14:31] edit18-643_course_schedule_fall_2020 [2024/01/03 14:36] (current) edit
Line 16: Line 16:
 ==== Schedule and Lecture Notes ==== ==== Schedule and Lecture Notes ====
 ^ Week ^ Date ^ L# ^ Topic ^ Readings ^ Lab ^ ^ Week ^ Date ^ L# ^ Topic ^ Readings ^ Lab ^
-| 1 | 8/31 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L01.pdf |L1]] | Introduction | 1st-Half Kick Off: [[https://ieeexplore.ieee.org/document/7086413 |[Trimberger15]]] | Lab 0: Warm-Up | +| 1 | 8/31 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L01.pdf |L1]] | Introduction | 1st-Half Kick Off: [[https://ieeexplore.ieee.org/document/7086413 |[Trimberger15]]] | Lab 0: Warm-Up | 
-|   | 9/2 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L02.pdf |L2]] | FPGA Basics | RC Ch 1\\ (skim RC Ch 4,13,14) | |+|   | 9/2 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L02.pdf |L2]] | FPGA Basics | RC Ch 1\\ (skim RC Ch 4,13,14) | |
 | 2 | 9/7 | ^ Labor Day; No Classes |  |  | 2 | 9/7 | ^ Labor Day; No Classes |  | 
-|   | 9/9 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L03.pdf |L3]] | FPGA Less Basic | | | +|   | 9/9 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L03.pdf |L3]] | FPGA Less Basic | | | 
-| 3 | 9/14 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L04.pdf |L4]] | Modern FPGAs  | ZB Ch 2\\ (skim ZB Ch 3,10; [[https://ieeexplore.ieee.org/document/7453086 |[Ahmed16]]], [[https://www.xilinx.com/support/documentation/white_papers/wp505-versal-acap.pdf |[Versal]]]) | Lab 1: FPGA SoC  | +| 3 | 9/14 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L04.pdf |L4]] | Modern FPGAs  | ZB Ch 2\\ (skim ZB Ch 3,10; [[https://ieeexplore.ieee.org/document/7453086 |[Ahmed16]]], [[https://www.xilinx.com/support/documentation/white_papers/wp505-versal-acap.pdf |[Versal]]]) | Lab 1: FPGA SoC  | 
-|   | 9/16 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L05.pdf |L5]] | Design Metrics | read H&P chapter on performance if you haven't | | +|   | 9/16 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L05.pdf |L5]] | Design Metrics | read H&P chapter on performance if you haven't | | 
-| 4 | 9/21 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L06.pdf |L6]] | Hard vs Soft Logic | (skim [[https://ieeexplore.ieee.org/document/4068926 |[Kuon06]]][[https://dl.acm.org/citation.cfm?id=2145703 |[Papamichael12]]][[https://dl.acm.org/citation.cfm?id=1935024 |[Chung10]]]) | | +| 4 | 9/21 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L06.pdf |L6]] | Hard vs Soft Logic | (skim [[https://ieeexplore.ieee.org/document/4068926 |[Kuon06]]][[https://dl.acm.org/citation.cfm?id=2145703 |[Papamichael12]]][[https://dl.acm.org/citation.cfm?id=1935024 |[Chung10]]]) | | 
-|   | 9/23 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L07.pdf |L7]] | Structural RTL | HDL Compiler for Verilog Reference Manual;\\ Vivado Design Suite User Guide: Synthesis (UG901) | | +|   | 9/23 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L07.pdf |L7]] | Structural RTL | HDL Compiler for Verilog Reference Manual;\\ Vivado Design Suite User Guide: Synthesis (UG901) | | 
-| 5 | 9/28 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L08.pdf |L8]] | Abstract Models | (skim RC Ch 5,8,9,10) | Lab 2: IP HLS | +| 5 | 9/28 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L08.pdf |L8]] | Abstract Models | (skim RC Ch 5,8,9,10) | Lab 2: IP HLS | 
-|   | 9/30 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L09.pdf |L9]] | C-to-HW | RC Ch 7; [[https://ieeexplore.ieee.org/document/1395531 |[Edwards05]]]\\ (skim [[https://ieeexplore.ieee.org/xpl/tocresult.jsp?isnumber=5209950 |IEEE Design & Test of Computers, Issue 4, 2009]]) | | +|   | 9/30 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L09.pdf |L9]] | C-to-HW | RC Ch 7; [[https://ieeexplore.ieee.org/document/1395531 |[Edwards05]]]\\ (skim [[https://ieeexplore.ieee.org/xpl/tocresult.jsp?isnumber=5209950 |IEEE Design & Test of Computers, Issue 4, 2009]]) | | 
-| 6 | 10/5 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L10.pdf |L10]] | Vivado HLS | ZB Ch 15;\\ Vivado Design Suite User Guide: High-Level Synthesis (UG902) | |  +| 6 | 10/5 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L10.pdf |L10]] | Vivado HLS | ZB Ch 15;\\ Vivado Design Suite User Guide: High-Level Synthesis (UG902) | |  
-|   | 10/7 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L11.pdf |L11]] | Intel OpenCL | Intel SDK for OpenCL: Best Practices Guide | | +|   | 10/7 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L11.pdf |L11]] | Intel OpenCL | Intel SDK for OpenCL: Best Practices Guide | | 
-| 7 | 10/12 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L12.pdf |L12]] | Memory Architecture | (skim [[https://ieeexplore.ieee.org/document/5446252 |[Brewer10]]]) | Lab 3: HW Acceleration | +| 7 | 10/12 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L12.pdf |L12]] | Memory Architecture | (skim [[https://ieeexplore.ieee.org/document/5446252 |[Brewer10]]]) | Lab 3: HW Acceleration | 
-|   | 10/14 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L13.pdf |L13]] | Memory Techniques | [[https://dl.acm.org/citation.cfm?id=17362 |[Kung86]]] [[https://dl.acm.org/citation.cfm?id=1498785 |[Williams09]]]| | +|   | 10/14 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L13.pdf |L13]] | Memory Techniques | [[https://dl.acm.org/citation.cfm?id=17362 |[Kung86]]] [[https://dl.acm.org/citation.cfm?id=1498785 |[Williams09]]]| | 
-| 8 | 10/19 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L14.pdf |L14]] | Dynamic Partial Reconfiguration | ZB Ch 5.6| +| 8 | 10/19 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L14.pdf |L14]] | Dynamic Partial Reconfiguration | ZB Ch 5.6| 
-|   | 10/21 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L15.pdf |L15]] | FPGA "Architecture"  | | | +|   | 10/21 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L15.pdf |L15]] | FPGA "Architecture"  | | | 
-| 9 | 10/26 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F20handouts/L16.pdf |L16]] | Service-Oriented Memory Architecture\\ Guest Speaker: Joe Melber (CMU) | | Lab 4: HPC HLS |+| 9 | 10/26 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/latest/L16.pdf |L16]] | Service-Oriented Memory Architecture\\ Guest Speaker: Joe Melber (CMU) | | Lab 4: HPC HLS |
 |   | 10/28 | ^ Midterm 1 | 2nd-Half Kick Off: [[https://ieeexplore.ieee.org/document/7086414 |[Tessier15]]] (skim [[https://ieeexplore.ieee.org/document/7086421 |[DeHon15]]])  | |   | 10/28 | ^ Midterm 1 | 2nd-Half Kick Off: [[https://ieeexplore.ieee.org/document/7086414 |[Tessier15]]] (skim [[https://ieeexplore.ieee.org/document/7086421 |[DeHon15]]])  |
 | 10 | 11/2 | ^ Term Project Proposal Student Presentations | | | | 10 | 11/2 | ^ Term Project Proposal Student Presentations | | |