Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision |
18-643_course_schedule_fall_2019 [2019/09/29 15:12] – edit | 18-643_course_schedule_fall_2019 [2021/11/22 03:41] – edit |
---|
==== Schedule and Lecture Notes ==== | ==== Schedule and Lecture Notes ==== |
^ Week ^ Date ^ L# ^ Topic ^ Readings ^ Lab ^ | ^ Week ^ Date ^ L# ^ Topic ^ Readings ^ Lab ^ |
| 1 | 8/27 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L01.pdf |L1]] | Introduction | 1st-Half Kick Off: [[https://ieeexplore.ieee.org/document/7086413 |[Trimberger15]]] | Lab 0: Warm-Up | | | 1 | 8/27 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L01.pdf |L1]] | Introduction | 1st-Half Kick Off: [[https://ieeexplore.ieee.org/document/7086413 |[Trimberger15]]] | Lab 0: Warm-Up | |
| | 8/29 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L02.pdf |L2]] | FPGA Basics | RC Ch 1\\ (skim RC Ch 4,13,14) | | | | | 8/29 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L02.pdf |L2]] | FPGA Basics | RC Ch 1\\ (skim RC Ch 4,13,14) | | |
| 2 | 9/3 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L03.pdf |L3]] | FPGA Less Basic | | | | | 2 | 9/3 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L03.pdf |L3]] | FPGA Less Basic | | | |
| | 9/5 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L04.pdf |L4]] | Modern FPGAs | ZB Ch 2\\ (skim ZB Ch 3,10; [[https://ieeexplore.ieee.org/document/7453086 |[Ahmed16]]], [[https://www.xilinx.com/products/silicon-devices/acap/versal.html |[Versal]]]) | | | | | 9/5 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L04.pdf |L4]] | Modern FPGAs | ZB Ch 2\\ (skim ZB Ch 3,10; [[https://ieeexplore.ieee.org/document/7453086 |[Ahmed16]]], [[https://www.xilinx.com/support/documentation/white_papers/wp505-versal-acap.pdf |[Versal]]]) | | |
| 3 | 9/10 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L05.pdf |L5]] | Design Metrics | read H&P chapter on performance if you haven't | Lab 1: Vivado SoC | | | 3 | 9/10 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L05.pdf |L5]] | Design Metrics | read H&P chapter on performance if you haven't | Lab 1: Vivado SoC | |
| | 9/12 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L06.pdf |L6]] | Hard vs Soft Logic | (skim [[https://ieeexplore.ieee.org/document/4068926 |[Kuon06]]][[https://dl.acm.org/citation.cfm?id=2145703 |[Papamichael12]]][[https://dl.acm.org/citation.cfm?id=1935024 |[Chung10]]]) | | | | | 9/12 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L06.pdf |L6]] | Hard vs Soft Logic | (skim [[https://ieeexplore.ieee.org/document/4068926 |[Kuon06]]][[https://dl.acm.org/citation.cfm?id=2145703 |[Papamichael12]]][[https://dl.acm.org/citation.cfm?id=1935024 |[Chung10]]]) | | |
| 4 | 9/17 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L07.pdf |L7]] | Structural RTL | HDL Compiler for Verilog Reference Manual;\\ Vivado Design Suite User Guide: Synthesis (UG901) | | | | 4 | 9/17 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L07.pdf |L7]] | Structural RTL | HDL Compiler for Verilog Reference Manual;\\ Vivado Design Suite User Guide: Synthesis (UG901) | | |
| | 9/19 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L08.pdf |L8]] | Abstract Models | (skim RC Ch 5,8,9,10) | | | | | 9/19 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L08.pdf |L8]] | Abstract Models | (skim RC Ch 5,8,9,10) | | |
| 5 | 9/24 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L09.pdf |L9]] | C-to-HW | RC Ch 7; [[https://ieeexplore.ieee.org/document/1395531 |[Edwards05]]]\\ (skim [[https://ieeexplore.ieee.org/xpl/tocresult.jsp?isnumber=5209950 |IEEE Design & Test of Computers, Issue 4, 2009]]) | Lab 2: Vivado HLS | | | 5 | 9/24 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L09.pdf |L9]] | C-to-HW | RC Ch 7; [[https://ieeexplore.ieee.org/document/1395531 |[Edwards05]]]\\ (skim [[https://ieeexplore.ieee.org/xpl/tocresult.jsp?isnumber=5209950 |IEEE Design & Test of Computers, Issue 4, 2009]]) | Lab 2: Vivado HLS | |
| | 9/26 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L10.pdf |L10]] | Vivado HLS | ZB Ch 15;\\ Vivado Design Suite User Guide: High-Level Synthesis (UG902) | | | | | 9/26 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L10.pdf |L10]] | Vivado HLS | ZB Ch 15;\\ Vivado Design Suite User Guide: High-Level Synthesis (UG902) | | |
| 6 | 10/1 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L11.pdf |L11]] | Altera OpenCL | (skim [[https://dl.acm.org/citation.cfm?id=3021738 |[Aydonat17]]] and\\ Altera SDK for OpenCL: Programming Guide) | | | | 6 | 10/1 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L11.pdf |L11]] | Intel OpenCL | (skim [[https://dl.acm.org/citation.cfm?id=3021738 |[Aydonat17]]] and\\ Intel SDK for OpenCL: Programming Guide) | | |
| | 10/3 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L12.pdf |L12]] | Memory Architecture | (skim [[https://ieeexplore.ieee.org/document/5446252 |[Brewer10]]], [[https://dl.acm.org/citation.cfm?id=3294054 |[Choi18]]]) | | | | 10/3 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L12.pdf |L12]] | Memory Architecture | (skim [[https://ieeexplore.ieee.org/document/5446252 |[Brewer10]]], [[https://dl.acm.org/citation.cfm?id=3294054 |[Choi18]]]) | |
| 7 | 10/8 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L13.pdf |L13]] | Memory Techniques | [[https://dl.acm.org/citation.cfm?id=17362 |[Kung86]]] [[https://dl.acm.org/citation.cfm?id=1498785 |[Williams09]]]| Lab 3: HW Accelerate | | | 7 | 10/8 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L13.pdf |L13]] | Memory Techniques | [[https://dl.acm.org/citation.cfm?id=17362 |[Kung86]]] [[https://dl.acm.org/citation.cfm?id=1498785 |[Williams09]]]| Lab 3: HW Accelerate | |
| | 10/10 | [[https://www.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L14.pdf |L14]] | Dynamic Partial Reconfiguration | ZB Ch 5.6| | | | 10/10 | [[https://users.ece.cmu.edu/~jhoe/course/ece643/F19handouts/L14.pdf |L14]] | Dynamic Partial Reconfiguration | ZB Ch 5.6| |
| 8 | 10/15 | ^ Midterm 1 | 2nd-Half Kick Off: [[https://ieeexplore.ieee.org/document/7086414 |[Tessier15]]] (skim [[https://ieeexplore.ieee.org/document/7086421 |[DeHon15]]]) | | | | 8 | 10/15 | ^ Midterm 1 | 2nd-Half Kick Off: [[https://ieeexplore.ieee.org/document/7086414 |[Tessier15]]] (skim [[https://ieeexplore.ieee.org/document/7086421 |[DeHon15]]]) | | |
| | 10/17 | L15 | Guest: **Eriko Nurvitadhi (Intel)**. AI and Big Data | [[https://ieeexplore.ieee.org/document/8735536 |[Nurvitadhi19]]] | | | | | 10/17 | L15 | Guest: **Eriko Nurvitadhi (Intel)**. AI and Big Data | [[https://ieeexplore.ieee.org/document/8735536 |[Nurvitadhi19]]] | | |