| Last revisionBoth sides next revision |
| 18-100_course_schedule_spring_2013 [2017/09/29 14:11] – external edit 127.0.0.1 | 18-100_course_schedule_spring_2013 [2021/11/22 03:28] – edit |
|---|
| | | 3/21 | L17 | Sampling, analog to digital conversion, quantization, base conversions, binary arithmetic | | | | 3/21 | L17 | Sampling, analog to digital conversion, quantization, base conversions, binary arithmetic | |
| |10| 3/26 | L18 | Wrap up any remaining signal processing items. Review for Exam 2 | | |10| 3/26 | L18 | Wrap up any remaining signal processing items. Review for Exam 2 | |
| | | 3/28 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L19.pdf |L19]] | Introduction to Computer Systems, begin basic assembly language | | | | 3/28 | [[https://users.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L19.pdf |L19]] | Introduction to Computer Systems, begin basic assembly language | |
| |11| 4/2 | ^ Exam II | | |11| 4/2 | ^ Exam II | |
| | | 4/5 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L20.pdf |L20]] | Basic assembly language (cont.) | | | | 4/5 | [[https://users.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L20.pdf |L20]] | Basic assembly language (cont.) | |
| |12| 4/9 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L21.pdf |L21]] | Logic gates, Boolean expressions, DeMorgan's theorems, begin combinational logic circuits | | |12| 4/9 | [[https://users.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L21.pdf |L21]] | Logic gates, Boolean expressions, DeMorgan's theorems, begin combinational logic circuits | |
| | | 4/11 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L22.pdf |L22]] | Combinational logic circuits (cont.), truth tables, digital circuit schematics, two-level circuit representation | | | | 4/11 | [[https://users.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L22.pdf |L22]] | Combinational logic circuits (cont.), truth tables, digital circuit schematics, two-level circuit representation | |
| |13| 4/16 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L23.pdf |L23]] | Karnaugh maps, adders, multiplexers, de-multiplexers | | |13| 4/16 | [[https://users.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L23.pdf |L23]] | Karnaugh maps, adders, multiplexers, de-multiplexers | |
| | | 4/18 | ^ No class, Spring Carnival | | | | 4/18 | ^ No class, Spring Carnival | |
| |14| 4/23 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L24.pdf |L24]] | Feedback in logic circuits, SR flip-flops, D flip-flops, master-slave edge-triggered flip-flops, sequential logic, state diagrams, state transition tables, begin finite state machine design | | |14| 4/23 | [[https://users.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L24.pdf |L24]] | Feedback in logic circuits, SR flip-flops, D flip-flops, master-slave edge-triggered flip-flops, sequential logic, state diagrams, state transition tables, begin finite state machine design | |
| | | 4/25| [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L25.pdf |L25]] | Continue finite state machine design, design of counters, output mapping, sequential logic circuits with external inputs | | | | 4/25| [[https://users.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L25.pdf |L25]] | Continue finite state machine design, design of counters, output mapping, sequential logic circuits with external inputs | |
| |15| 4/30 | L26 | Review for Exam III | | |15| 4/30 | L26 | Review for Exam III | |
| | | 5/2 | ^ Exam III | | | | 5/2 | ^ Exam III | |
| | | TBD | ^ Final Exam | | | | TBD | ^ Final Exam | |
| \\ | \\ |
