no way to compare when less than two revisions

Differences

This shows you the differences between two versions of the page.


Next revision
18-100_course_schedule_spring_2013 [2017/09/29 14:11] – external edit 127.0.0.1
Line 1: Line 1:
 +====== 18-100 Course Schedule and Lecture Notes, Spring 2013======
  
 +  * Lecture
 +    * TR 01:30PM 02:50PM DH 2315
 +  * Recitatations 
 +    * M 11:30AM 12:20PM WEH 5310
 +    * M 12:30PM 01:20PM WEH 5310
 +    * M 02:30PM 03:20PM GHC 5222
 +  * Labs
 +    * T 06:30PM 09:20PM HH A101
 +    * W 06:30PM 09:20PM HH A101
 +    * R 06:30PM 09:20PM HH A101
 +    * F 01:30PM 04:20PM HH A101
 +
 +
 +  * Course Information
 +    * 18-100 Introduction to ECE [[http://www.ece.cmu.edu/courses/18100|Course Description]]
 +    * [[http://blackboard.andrew.cmu.edu/ |Blackboard Site]]
 +    * [[18-100_course_schedule_fall_2012 | Fall 2012 Schedule and Lecture Notes]]
 +
 + 
 +
 +
 +\\
 +^ Week ^ Date ^ L# ^ Topic ^
 +|1| 1/15 | L1 | Introduction, discussion of engineering systems and sub-systems, basic electricity |
 +| | 1/17  | L2 | Voltage, current, resistance, power, circuit schematic symbols, ground |
 +|2| 1/22  | L3 | Power dissipation, Ohm's law, Kirchoff's Voltage and Current Laws, basic circuits |
 +| | 1/24  | L4 | Series and parallel resistances and combinations, solving circuits using equivalent resistances |
 +|3| 1/29 | L5 | Superposition, Thevenin and Norton Equivalents, Source Transformation |
 +| | 1/31 | L6 | Introduction to capacitors and inductors, impedance, begin 1st order systems |
 +|4| 2/5 | L7 | Continue 1st order systems, RC and LR circuits, time and freq. domain |
 +| | 2/7 | L8 | 2nd order systems, LRC circuits, frequency response |
 +|5| 2/12 | L9 | Wrap up any remaining LRC circuit items.  Review for Exam 1 |
 +| | 2/14 | L10 | Introduction to Operational Amplifiers, open and closed loop gain, op-amp assumptions, inverting and non-inverting amplifier circuits |
 +|6| 2/19 | ^ Exam I |
 +| | 2/21 | L11 | Buffers, summing and difference circuits, active filters |
 +|7| 2/26 | L12 | Introduction to diodes (signal, zener, and LED), basic diode operation, piecewise linear model (PWL) for diodes, rectifiers |
 +| | 2/28 | L13 | Introduction to transistors, basic transistor operation, piecewise linear model for NPN transistors, common emitter circuits |
 +|8| 3/5 | L14 | Common collector transistor circuit and circuits with emitter and collector resistors |
 +| | 3/7 | L15 | Small signal analysis of transistor circuits, amplifiers |
 +| |         ^ Spring Break | 
 +|9| 3/19 | L16 | Signals and modulation |
 +| | 3/21 | L17 | Sampling, analog to digital conversion, quantization, base conversions, binary arithmetic |
 +|10| 3/26 | L18 | Wrap up any remaining signal processing items. Review for Exam 2 |
 +| | 3/28 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L19.pdf |L19]] | Introduction to Computer Systems, begin basic assembly language |
 +|11| 4/2 | ^ Exam II |
 +| | 4/5 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L20.pdf |L20]] | Basic assembly language (cont.) |
 +|12| 4/9 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L21.pdf |L21]] | Logic gates, Boolean expressions, DeMorgan's theorems, begin combinational logic circuits |
 +| | 4/11 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L22.pdf |L22]] | Combinational logic circuits (cont.), truth tables, digital circuit schematics, two-level circuit representation |
 +|13| 4/16 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L23.pdf |L23]] | Karnaugh maps, adders, multiplexers, de-multiplexers |
 +| | 4/18 | ^ No class, Spring Carnival |
 +|14| 4/23 | [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L24.pdf |L24]] | Feedback in logic circuits, SR flip-flops, D flip-flops, master-slave edge-triggered flip-flops, sequential logic, state diagrams, state transition tables, begin finite state machine design |
 +| | 4/25| [[https://www.ece.cmu.edu/~jhoe/course/ece100/S13handouts/L25.pdf |L25]] | Continue finite state machine design, design of counters, output mapping, sequential logic circuits with external inputs  |
 +|15| 4/30 | L26 | Review for Exam III | 
 +| | 5/2 | ^ Exam III |
 +| | TBD | ^ Final Exam |
 +\\