# Zain Ul Abideen, Ph.D

Contact Information	Researcher, Electrical and Comput Carnegie Mellon University, Pittsb Skype: xaainulabiden Linke	ter Engineering ourgh, PA, USA dIn Orcid	xaai Google scholar	abideen@cmu.edu nulabideen@gmail.com +1 (412) 608 3400
Short bio	I have gained significant expertise is systems during my almost five year I worked with the Cybersecurity I on developing trustworthy hardwar created a tool that is compatible w fabric) to obscure the design inter- portion of the circuit later in a tru ASIC design space and generates I resemble an ASIC.	n the trustworthine ars of research exper- Institute at the Uni- re and side-channel- ith the CAD flow and nt during fabrication sted environment. In neavily obscured des	ss of ICs, chip design, rience. While pursuin iversity of Grenoble . I algorithms. During nd utilizes a reconfigu on. This leaves the t My proposed CAD flo signs, where only sma	and reliable embedded ng my master's degree, Alpes, where I focused my doctoral studies, I rrable fabric (an FPGA ask of programming a ow explores the FPGA- all portions of the logic
Research Interests	Trustworthy integrated circuit (IC ASIC design; Chip design (front-e Cryptography; Embedded systems	C) design, Hardwar nd/back-end); FPG	re security; Hardwar A implementations;	e obfuscation; Secure- Hardware accelerators;
Education	<b>Tallinn University of Technolo</b> Ph.D., Information and Communic Dissertation: Leveraging FPGA R	<b>pgy (TalTech)</b> , Talcation Technology, 2 e-configurability as	llinn, Estonia 2020-2024 an Obfuscation Asse	t
	<b>Institut polytechnique de Gre</b> M.Sc., Computer Engineering (Int Dissertation: Development of a FF	<b>noble</b> – <b>ESISAR</b> , egration, Security a PGA Emulation-bas	Valence, France nd Trust in Embedde ed Fault Injection To	ed System), 2018-2019 ol for RTL designs
	<b>University of Management an</b> B.Sc., Electrical Engineering 2014- Thesis: Design and Development of	<b>d Technology (U</b> 2018 of Tele-presence Rol	<b>MT)</b> , Lahore, Pakist	an
Experience	<b>Carnegie Mellon University (</b> <i>Postdoctoral Research Associate</i> (1 works)	CMU), PA, USA Hardware obfuscation	on, PQC, PUF, TRN	Mar, 2024 - continued G, Secure Neural Net-
	<b>Tallinn University of Technolo</b> <i>Early stage researcher</i> (Hardware o ing)	<b>pgy (TalTech)</b> , Tab obfuscation, PQC, I	llinn, Estonia Large multipliers, PU	Mar, 2020-Mar, 2024 F, TRNG, chip design-
	<b>Institut polytechnique de Gre</b> <i>Research Assistant</i> (Reliability, Fa	$\mathbf{noble} - \mathbf{ESISAR},$ ult emulation)	Valence, France	Jan, 2019-Aug, 2019
	<b>University of Management an</b> <i>Teacher and Research Assistant</i> (L System & Robotics)	<b>d Technology (U</b> inear Algebra, Digit	<b>MT)</b> , Lahore, Pakist al Logic Design, Cont	an 2017-2018 crol System, Embedded
Professional Skills	<b>Tools:</b> Cadence Genus, Cadence I tor, Siemes EDA ModelSim, Xilin STM32Cube. <b>Languages:</b> Verilog, TCL, VHD sembly, MIPS Assembly, Latex, Vi	Innovus, Siemes EI x Vivado IDE, LTS L, Python, C, Syst isual Basic.	DA Calibre, Cadence pice, Proteous, NI M emVerilog, MATLAE	Xcelium Logic Simula- Iultisim, KiCAD EDA, 3, Javascript, Intel As-
Service, Honors and Awards	IEEE Day Ambassador (2016-18), Reviewer for IET Electronics, IEI ScienceDirect Machine Learning w Volunteer in the organizing commi Received the Rector's medal upor continuous Rector/Dean Merit awa	student member (2 EE Access, Journal ith Applications ittee of CSAW'18 E n completing B.Sc. ards.	018-Present) of Circuits, Systems urope Cybersecurity in 2018, in additio	s, and Computers and competition in 2019 on to five semesters of

First position during my master studies at Grenoble-INP ESISAR
Received IDEX Master Scholarship during my master studies
Won first position in the International competition of Hardware Security (HeLLO: CTF) (2022)
Young People Programme funding for DATE 2023
Young Fellows Program funding for DAC 2023
Runner up in ACM SIGBED Student Research Competition 2023
Awarded with Keevalikku IT doctoral scholarship 2023

#### PUBLICATIONS

## Journals

- 1. Z. U. Abideen, S. Gokulanathan, Muayad J. Aljafar, S. Pagliarini. "An Overview of FPGA-inspired Obfuscation Techniques," 2023. (Submitted to ACM Computing Surveys).
- Z. U. Abideen, R. Wang, T. D. Perez, G. J. Schrijen and S. Pagliarini. "Impact of Orientation on the Bias of SRAM-based PUFs," in *IEEE Design & Test* vol. X, no. X. pp. X, 2023. doi: 10.1109/MDAT.2023.3322621
- Muayad J. Aljafa, Z. U. Abideen, A. Peetermans, B. Gierlichs and S. Pagliarini, "SCALLER: Standard Cell Assembled and Local Layout Effect-based Ring Oscillators," 2023. (Submitted to IEEE Solid-State Circuits Letters).
- M. Imran, Z. U. Abideen and S. Pagliarini. "A Versatile and Flexible Multiplier Generator for Large Integer Polynomialsm" in *Journal of Hardware and Systems Security* 2023. doi: 10.1007/s41635-023-00134-2.
- Z. U. Abideen, T. D. Perez, M. Martins and S. Pagliarini, "A Security-aware and LUTbased CAD Flow for the Physical Synthesis of hASICs," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2023. doi: 10.1109/TCAD.2023.3244879.
- M. Imran, Z. U. Abideen and S. Pagliarini. "An Experimental Study of Building Blocks of Lattice-Based NIST Post-Quantum Cryptographic Algorithms," in *Electronics*, vol. 41, no. 10. pp. 1953, 2020. doi:10.3390/electronics9111953.
- M. A. Hafeez, M. Rashid, H. Tariq, Z. U. Abideen, S. S. Alotaibi, and M. H. Sinky. "Performance Improvement of Decision Tree: A Robust Classifier Using Tabu Search Algorithm," in Applied Sciences, vol. 11, no. 15. pp. 6728, 2021. doi: 10.3390/app11156728
- Z. U. Abideen and M. Rashid. EFIC-ME: "A Fast Emulation Based Fault Injection Control and Monitoring Enhancement," in *IEEE Access*, vol. 8, pp. 207705-207716, 2020. doi: 10.1109/ACCESS.2020.3038198

### Conferences

- G. Basiashvili, Z. U. Abideen and S. Pagliarini, "Obfuscating the Hierarchy of a Digital IP," 2022. In: A. Orailoglu, M. Reichenbach, M. Jung (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2022. Lecture Notes in Computer Science, vol 13511. Springer, Cham, doi:10.1007/978-3-031-15074-6\_19.
- Z. U. Abideen, T. D. Perez and S. Pagliarini. "From FPGAs to Obfuscated eASICs: Design and Security Trade-offs," 2021 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), 2021, pp. 1-4, doi: 10.1109/AsianHOST53231.2021.9699758.
- M. Imran, Z. U. Abideen and S. Pagliarini, "An Open-source Library of Large Integer Polynomial Multipliers," 2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2021, pp. 145-150, doi: 10.1109/DDECS52668.2021.9417065.
- Z. U. Abideen, M. B. Anwar and H. Tariq, "Dual Purpose Cartesian Infrared Sensor Array Based PID Controlled Line Follower Robot for Medical Applications," 2018 International Conference on Electrical Engineering (ICEE), 2018, pp. 1-7, doi: 10.1109/ICEE.2018.8566871.
- Z. U. Abideen, H. Tariq, M. A. Hafeez and Z. M. Subhani, "An Improved Implementation of Shift Displacement Method on Hardware – Comprehensive Evaluation of Emerging Bipedal Techniques," 2020 4th International Conference on Automation, Control and Robots (ICACR), Rome, Italy, 2020, pp. 7-12, doi: 10.1109/ICACR51161.2020.9265496.

## Preprints

13. M. Grailoo, Z. U. Abideen, M. Leier and S. Pagliarini. "Preventing Distillation-based Attacks on Neural Network IP," *arxiv*, doi:10.48550/arXiv.2204.00292.

<ul> <li>Project Title: Novel and competent solutions towards synthesizing trusted hardware.</li> <li>PIs: Samuel Nascimento Pagliarini</li> <li>Source: Mobilitas Plus support for applying for an ERC grant (MOBERC)</li> <li>Funder: Estonian Research Council)</li> <li>Period funded: Jan-2018 - Aug-2023</li> </ul>	us.
SEMINARS,Doctoral SeminarWORKSHOPS, ANDDepartment of Computer Systems, Tallinn University of Technology (TalTech), EstoniaCONFERENCESApr 2020 - Jan 2022.	
FDOME: Flexible Design Obfuscation Method for Embedded-ASIC (workshop) IEEE Asian Hardware Oriented Security and Trust Symposium (AsianHOST), Kolkata, India Dec 15-17, 2020.	ı
SAFEST workshop Tallinn University of Technology (TalTech), Estonia March 26, 2021.	
From FPGAs to Obfuscated eASICs: Design and Security Trade-offs (Conference presentation International Conference on Embedded Computer Systems: Architectures, Modeling and Simu- tion, Samos, Greece Dec 16-18, 2021.	ı) ula-
SAFEST Summer school LIRMM - Laboratoire d'informatique, de robotique et de microélectronique de Montpellier, Fra June 8-10, 2022.	ance
Obfuscating the Hierarchy of a Digital IP (Conference presentation) IEEE Asian Hardware Oriented Security and Trust Symposium (AsianHOST), Shanghai, H China Jul 3-7, 2022.	P.R.
Attending the conference and staff exchange through SAFEST 2022 Workshop on Cryptographic Hardware and Embedded Systems (CHES), Leuven, Belgiu: Sep 18-21, 2022.	m
Attending conference and workshops hardwear.io Netherlands 2022, The Hague, Netherlands Oct 23-27, 2022.	
Attending conference and workshops Constructive Side-Channel Analysis and Secure Design: 14th International Workshop, COSAl Munich, Germany April 3-4, 2023.	DE,

Attending the Ph.D. Young People Programme. Design Automation and Test in Europe (DATE), Antwerp, Belgium

April	235-27,	2022.
-------	---------	-------

Attending the Ph.D. Young Fellow Program to present my poster 60th Design Automation Conference (DAC), San Francisco, United States July 7-13, 2023.

Attending the Ph.D. forum to present my poster SUMMER SCHOOL and Security Week at Technical University of Graz (TU Graz), Graz, Austria September 4-8, 2023.

Presenting my thesis at the ACM SIGBED Student Research Competition Embedded System Week (ESWEEK), Hamburg, Germany September 17-22, 2023.

## THESIS COMMITTEES Former

Giorgi Basiashvili (M.Sc. candidate, Computer and System Engineer, qualified 2022)

Designed Chips

Tuneable Design Obfuscation Technique using hybrid-ASIC

- ☆ I developed a specialized CAD tool that utilizes a standard-cell based physical synthesis flow and explores the FPGA-ASIC design space, allowing for flexibility and compatibility with contemporary design practices. Its main purpose is to obfuscate the design.
- ♦ Executing RTL to GDS flow (Placement, power planning, CTS, routing, STA, etc.) for different designs, demonstrating the attained obfuscation quantitatively.
- A Robustness Evaluation of SRAM-based PUFs on 65nm CMOS Technology from TSMC
  - ♦ We collaborated with Intrinsic ID to design a chip using 65nm LP Technology from TSMC. This Chip design explores various memory and chip-level parameters to analyze the impact of different chip-level decisions for each SRAM macro, such as location, rotation, and power delivery strategy.
  - ♦ Writing Verilog code and logic synthesis (front-end), RTL & gate-level Simulation
  - ♦ Executing RTL to GDS flow (Placement, power planning, CTS, routing, STA, etc.)
  - ♦ (RTL to GDS) Executing DRC, LVS, IR drop analysis, and spice simulation for the final GDS file

Local Layout Effect-based Ring Oscillators on 65nm CMOS Technology from TSMC

- ✤ Writing Verilog code for front-end logic synthesis and conducting RTL and gate-level simulation
- ◆ Executing RTL to GDS flow (Placement, power planning, CTS, routing, STA, etc.)
- ♦ (RTL to GDS) Executing DRC, LVS, IR drop analysis, and spice simulation for the final GDS file

Open-source	TOTe (Tuneable Design Obfuscation Technique using eASIC))
DEVELOPMENTS	TTech-LIB (An Open-source Library of Large Integer Polynomial Multipliers) TALTECH-PUF (An Open-source data of SRAM-PUFs)
Collaborations	<ul><li>Collaboration with KU Leaven under the SAFEST project to design a chip for validating ring oscillators.</li><li>Collaboration with Intrinsic ID (now part of Synopsys, Inc.) to validate the characteristics of</li></ul>
	SRAM-based PUF

Educational Projects	<ul> <li>Design and Implementation of Omni-Directional Telepresence Robot [Robotics: May'17-Apr'18]</li> <li>Innovation Project at ESISAR – Analyzing intensity and high precision localization of acoustic signal using BlueCoin [Embedded System: Sep'18-Jan'19]</li> <li>Reducing the execution time (Performance optimization) of the application using NEON on ARM processor[Computer Architecture: Nov'18-Dec'18]</li> <li>Optimization and simulation of RISC processor using VHDL in Vivado [Computer Architecture: Nov'18-Dec'18]</li> <li>Hardware Software co-verification of UART using QuestaSim [Verification: Dec'17-Jan'18]</li> <li>Analysis of side channel Attacks on STM32 running AES-128 [Security: Feb'18-Aug'18]</li> <li>Integration of Custom IP for speed controller, Implementation on SOC (Zynq + Artix 7) [Embedded System: Nov'18-Dec'18]</li> <li>Design and Modelling of Fast Line Tracer [Embedded System: May'15-Jun'17]</li> <li>APT (Automatic Picture Transmission) from NOAA Satellite using NI USRP-2900 [Embedded System: May'18-Dec'18]</li> <li>Implementation of High-speed synchronous communication using Opal Kelly XEM 6001 [Embedded System: Jan'19-feb'19]</li> <li>Solar-Piezo Energy Harvester-based Mobile Charger for Tourists [Hobby Project: Mar'15-Apr'15]</li> <li>Designing and Simulation MIPS (CISC) Processor in Xilinx [Computer Architecture: Jan'16-June'16]</li> <li>GSM-Based LPG (Gas Level) Management System with LCD [Embedded System: Aug'17-Nov'17]</li> <li>Mini Portable Vacuum Cleaner [Course Project: Jan'17-Ang'17]</li> <li>Design of Mini Radar using Arduino and Visual Studio [Course Project: Jun'17-Jul'17]</li> <li>PLC-based Direction and Speed Controlled object counting system on conveyor belt [Instruments &amp; Measurements: Dec'17-Jan'18]</li> <li>Implementation of High-speed synchronous communication using Opal Kelly XEM 6001 [Embedded System: Jan'19-Feb'19]</li> <li>Implementation of High-speed synchronous communication using Opal Kelly XEM 6001 [Embedded System: Jan'19-Feb'19]</li> </ul>
Extracurricular Activities	<ul> <li>Winner Mic Geek, Circuit Debugging, Logic Design in IST Youth Carnival 2018 held in Institute of Space Technology Islamabad (National level competition, more than 48 universities participated in this competition) 2016-17-18</li> <li>Winner Logic Design All Pakistan Engineering TRIO (National level competition at University of Lahore) 2017</li> <li>Winner Robo Tech, IETEC, held in University of Engineering and Technology KSK Campus 2018</li> <li>Winner Logic Master and Circuit Designing in University of Central Punjab Engineering Olympiad 2018</li> <li>Winner Robo Race IEEE-WEEK FAST-NUCES Lahore 2017</li> <li>2nd Position in Wiring Guru KONTESTO DEBRAIN KLASH'16 UMT</li> <li>Runner up AZEEM HAYAT Speed Soldering Competition, Line Following Robot Competition IEEE-WEEK FAST-NUCES Lahore 2017</li> <li>Participated in regional research projects Exhibition hosted by Higher Education Commission (HEC) at LUMS, 2017</li> </ul>
News Coverage	The latest development following the victory in the International Security Competition was reported on national news in Estonia. The news coverage in research in Estonia after winning the International Security Competition. News coverage about my competitions at the University of Management and Technology in Lahore.