

Defining Statistical Sensitivity for Timing Optimization of Logic Circuits with Large-Scale Process and Environmental Variations*

Xin Li¹, Jiayong Le¹, Mustafa Celik¹ and Lawrence T. Pileggi²

¹Extreme DA
165 University Avenue
Palo Alto, CA 94301, USA

²Dept. of Electrical & Computer Engineering
Carnegie Mellon University
Pittsburgh, PA 15213, USA

Abstract

The large-scale process and environmental variations for today's nanoscale ICs are requiring statistical approaches for timing analysis and optimization. Significant research has been recently focused on developing new statistical timing analysis algorithms, but often without consideration for how one should interpret the statistical timing results for optimization. In this paper [1] we demonstrate why the traditional concepts of slack and critical path become ineffective under large-scale variations, and we propose a novel sensitivity-based metric to assess the "criticality" of each path and/or arc in the statistical timing graph. We define the statistical sensitivities for both paths and arcs, and theoretically prove that our path sensitivity is equivalent to the probability that a path is critical, and our arc sensitivity is equivalent to the probability that an arc sits on the critical path. An efficient algorithm with incremental analysis capability is described for fast sensitivity computation that has a linear runtime complexity in circuit size. The efficacy of the proposed sensitivity analysis is demonstrated on both standard benchmark circuits and large industry examples.

1. Introduction

As IC technologies are scaled to finer feature sizes, it becomes increasingly difficult to control the relative process variations. The increasing fluctuations in manufacturing processes introduce uncertainties in circuit behavior, thereby significantly impacting the circuit performance and product yield. Further exacerbating the problem is the increasing impact of environmental fluctuations, such as those due to temperature and voltage supply variations. Addressing the nano-scale manufacturing and design realities requires a paradigm shift in the current design methodology such that large-scale variations are considered at all levels of design hierarchy.

Toward this goal, various algorithms have been recently proposed for statistical timing analysis with consideration of large-scale variations [2]-[12]. Most of the proposed solutions fall into one of two broad categories: path-based approaches [2]-[5] and block-based approaches [6]-[12]. The path-based approaches can take into account the correlations from both path sharing and global parameters; however, the set of critical paths must be pre-selected based on their nominal delay values. In contrast, the block-based statistical timing analysis is more general, yet is limited by the variation modeling assumptions. In particular, the authors in [9]-[12] demonstrate that since many circuit delays can be accurately approximated as Normal distributions, the spatial correlations and re-convergent fanouts can be handled efficiently for a block-based timing analysis.

While these statistical timing *analysis* algorithms have been intensively studied, how to interpret and utilize their results remains an open question. Most importantly, a new methodology for using timing analysis results to guide timing optimization and

explore the tradeoff between performance, yield and cost is required in the statistical domain. In nominal timing analysis, critical path and slack are two important concepts that have been widely utilized for timing optimization, but the inclusion of large-scale process variations renders these concepts obsolete.

Firstly, the delay of each path is a random variable, instead of a deterministic value, in statistical timing analysis. As such, every path can be critical (i.e. have the maximal delay) with certain probability. Secondly, the slacks at all nodes are random variables that are statistically coupled. The overall timing performance is determined by the distributions of all these slacks, as well as their *correlations*. This implies that individual slack at a single node is *not* meaningful and cannot be utilized as a criterion to guide timing optimization. Therefore, the traditional critical path and slack definitions are no longer valid, and new criteria are required to accommodate the special properties of statistical timing analysis/optimization.

In this paper, we propose a new concept of *statistical sensitivity* to guide timing optimization of logic circuits with large-scale parameter variations. We define the statistical sensitivities for both paths and arcs. The *path sensitivity* provides a theoretical framework from which we can study and analyze timing constraints under process variations. The *arc sensitivity* is an efficient metric to assess the criticality of each arc in the timing graph, which is useful for timing optimization.

The novelty of this paper is the creation of a link between *probability* and *sensitivity*. We prove that the path sensitivity is exactly equal to the probability that a path is critical, and the arc sensitivity is exactly equal to the probability that an arc sits on the critical path.

There are two main advantages of our sensitivity concept for statistical timing analysis. Firstly, unlike the criticality computation in [11], where independence is assumed between the criticality probabilities of two paths, our proposed sensitivity-based measure is not restricted to such an independence assumption. Secondly, from the computation point of view, the sensitivities can be evaluated much more efficiently than the probabilities in large-scale circuits. We propose a novel algorithm for fast sensitivity computation, and demonstrate how one can evaluate the sensitivities between the maximal circuit delay and all arc delays by a single breath-first graph traversal. The computational complexity of the proposed sensitivity analysis algorithm is *linear* in circuit size. In addition, an incremental analysis capability is also provided to quickly update the statistical timing and sensitivity information after changes to a circuit are made.

The remainder of this paper is organized as follows. In Section 2 we review the background for static timing analysis, and then discuss the concepts of slack and critical path in statistical timing analysis in Section 3. We propose the concept of statistical sensitivity in Section 4 and develop the algorithm for sensitivity computation in Section 5. The efficacy of the proposed sensitivity analysis is demonstrated by several numerical examples in Section

* Docket MC06172004P, Filed with the US Patent Office, Jun. 2005.

6, followed by our conclusions in Section 7.

2. Background

2.1 Nominal Static Timing Analysis

Given a circuit netlist, static timing analysis translates the netlist into a *timing graph*, i.e. a weighted directed graph $G = (V, E)$ where each node $V_i \in V$ denotes a primary input, output or internal net, each edge $E_i = \langle V_m, V_n \rangle \in E$ denotes a *timing arc*, and the weight $D(V_m, V_n)$ of E_i stands for the delay value from the node V_m to the node V_n ¹. In addition, a *source/sink* node is conceptually added before/after the primary inputs/outputs so that the timing graph can be analyzed as a single-input single-output network. Fig. 1 shows a typical example of the timing graph structure.




Fig. 1. Timing graph example.

There are several key concepts in nominal static timing analysis, which are briefly summarized as follows²:

- The *arrival time* (AT) at a node V_i is the latest time that the signal becomes stable at V_i . It is determined by the longest path from the source node to V_i .
- The *required time* (RT) at a node V_i is the latest time that the signal is allowed to become stable at V_i . It is determined by the longest path from V_i to the sink node.
- *Slack* is the difference between the required time and arrival time, i.e. $RT - AT$. Therefore, positive slack means that the timing constraint is satisfied, while negative slack means that the timing constraint is failed.
- *Critical path* is the longest path between the source node and the sink node. In nominal timing analysis, all nodes along the critical path have the same (smallest) slack.

The purpose of nominal static timing analysis is to compute the arrival time, required time and slack at each node and then identify the critical path. Taking the arrival time as an example, static timing analysis starts from the source node, propagates the

¹ For simplicity, we use delay propagation to illustrate the basic concept of timing analysis. However, all discussions in this paper can also be applied to slope propagation.

² For simplicity, only latest arrival time and required time are discussed. However, all discussions in this paper can also be applied to earliest arrival time and required time.

arrival times through each timing arc by a breadth-first traversal, and eventually reaches the sink node. Two atomic operations, i.e. *SUM* and *MAX* as shown in Fig. 2, are repeatedly applied during such a traversal.




Fig. 2. Atomic operation in static timing analysis.

After the nominal static timing analysis is completed, the critical path and slack provide the information that is needed for timing optimization. Roughly speaking, the gates and interconnects along the critical path (where the slacks are small) can be up-sized in order to improve circuit speed, while those along the non-critical paths (where the slacks are large) can be down-sized to save chip area or power consumption. Of course, there are more subtle implications with up/down-sizing gates that can be shown as counter-examples to this over-simplification of the problem. For example, the increase in gate capacitance with upsizing creates a larger delay increase on the upstream logic stage, than the improvement in delay due to increasing the drive strength of the logic stage that is resized. Such cases are readily handled with accurate delay models and proper sensitivity information.

2.2 Statistical Timing Analysis

Compared with nominal timing analysis, the gate/interconnect delays in statistical timing analysis are all modeled as random variables to account for the inter-die and intra-die process variations. That means, the weight $D(V_m, V_n)$ associated with each timing arc is a random variable, instead of a deterministic value. In addition, it has been demonstrated in [9]-[12] that the gate/interconnect delays and arrival times for many digital circuits can be accurately approximated as Normal distributions without incurring substantial errors.

3. Statistics of Slack and Critical Path

In this section, we highlight the differences between nominal and statistical timing analysis and provide details for why traditional concepts of slack and critical path become ineffective under process variations.

3.1 Slack




Fig. 3. Slack distribution in statistical timing analysis.

In nominal timing analysis, slack is utilized as a metric to measure how tightly the timing constraint is satisfied. A negative slack means that the timing constraint has not been met, while a (small) positive slack means that the timing constraint has been (marginally) satisfied. In statistical cases, however, it is difficult

to make such a straightforward judgment, since all slacks are random variables instead of deterministic values. For instance, Fig. 3 shows two slack distributions computed from statistical timing analysis. The node V_1 presents a larger probability that the slack is positive than the node V_2 . However, the worst-case (smallest) slack at V_1 is more negative than that at V_2 . In this case, it is hard to conclude which slack distribution is better using a simple criterion.

More importantly, however, the slacks throughout the timing graph are statistically coupled in statistical timing analysis and must be considered concurrently to determine the timing performance. In nominal timing analysis, it is well-known that the timing constraint is satisfied if and only if all slacks in the timing graph are positive. In statistical cases, this condition can be stated as follows: the probability that the timing constraint is satisfied is equal to the probability that all slacks are positive:

$$P(\text{Satisfy Timing Constraint}) = P \left[\begin{array}{l} \text{Slack}(V_1) \geq 0 \quad \& \\ \text{Slack}(V_2) \geq 0 \quad \dots \end{array} \right] \quad (1)$$

Studying (1), one would find that such a probability is dependent on all slack distributions, as well as their *correlations*. Unlike the nominal timing analysis where slacks are deterministic values without correlations, knowing individual slack distributions in statistical timing analysis is still insufficient to assess the timing performance. The probability in (1) cannot be accurately evaluated if the slack correlations are ignored. The above analysis implies an important fact that *an individual slack distribution at one node might not be meaningful in statistical timing analysis.*

However, it should be noted that there are some “important” nodes in the timing graph with slacks that have special meaning. Given a timing graph, we define a node V_{IN} as an *important node* if all paths in the timing graph pass V_{IN} . Based on this definition, the source node and sink node are two important nodes in any timing graph, since all paths start from the source node and terminate at the sink node. In some special timing graphs, it is possible to find other important nodes. For example, the node e in the timing graph Fig. 1 is also an important node by this definition. The importance of the node is that, if V_{IN} is an important node, the probability in (1) can be uniquely determined by the slack at V_{IN} :

$$P(\text{Satisfy Timing Constraint}) = P[\text{Slack}(V_{IN}) \geq 0] \quad (2)$$

The physical meaning of (2) can be intuitively illustrated by the concept of Monte Carlo simulation. When a timing graph is simulated by Monte Carlo analysis, a delay sample (i.e. a set of deterministic delay values for all timing arcs) is drawn from the random variable space in each Monte Carlo run. The probability $P(\text{Satisfy Timing Constraint})$ is equal to Num_1 (the number of the samples for which the timing constraint is satisfied) divided by Num (the total number of the Monte Carlo runs). Similarly, the probability $\text{Slack}(V_{IN}) \geq 0$ is equal to Num_2 (the number of the samples for which the slack at V_{IN} is positive) divided by Num . In each Monte Carlo run, the timing constraint is failed if and only if there is a path P whose delay is larger than the specification. In this case, the slack at V_{IN} must be negative since all paths pass the important node V_{IN} and, therefore, V_{IN} must be on the path P . The above analysis implies that Num_1 is equal to Num_2 , yielding the equation in (2).

Equations (1) and (2) indicate another difference between nominal and statistical timing analysis. In nominal timing analysis, the slack at any node along the critical path uniquely determines the timing performance. In statistical timing analysis, however, only the slack at an important node uniquely determines

the timing performance. Compared with the critical path nodes in nominal timing analysis, important nodes belong to a much smaller subset, since they must be included in all paths in the timing graph.

Following (2), it is sufficient to check the slacks only for important nodes, e.g. the source node or sink node. Therefore, using the concept of important node simplifies the timing verification procedure. This conclusion is also consistent with our intuition: the timing performance is determined by the maximal delay from the source node to the sink node. Therefore, the slacks at these two nodes are of most interest for timing verification.

3.2 Critical Path

Similar to slack, there are key differences between nominal and statistical timing analysis on critical path. Firstly, given a timing graph, the maximal delay from the source node to the sink node can be expressed as:

$$D = \text{MAX}(D_{P_1}, D_{P_2}, \dots) \quad (3)$$

where D_{P_i} is the delay of the i -th path. In nominal timing analysis, $D = D_{P_i}$ if and only if the path P_i is the critical path. In statistical timing analysis, however, every path can be critical (i.e. have the maximal delay) with certain probability. Although it is possible to define the *most critical path* as the path P_i that has the largest probability to be critical, the maximal circuit delay in (3) must be determined by all paths, instead of the most critical path only.

Secondly, the most critical path is difficult to identify in statistical timing analysis. In nominal timing analysis, the critical path can be identified using slack since all nodes along the critical path have the same (smallest) slack. In statistical timing analysis, however, this property is no longer valid and all slacks are random variables.

Finally, but most importantly, the critical path concept is not so helpful for statistical timing optimization. In nominal cases, the gates and interconnects along the critical (non-critical) path are repeatedly selected for up (down) sizing. This strategy is becoming ineffective under process variations. One important reason is that many paths might have similar probabilities to be critical and all these paths must be selected for timing optimization. Even in nominal cases, many paths in a timing graph can be equally critical, which is so-called “slack wall” in [13]. This multiple-critical-path problem is more pronounced in statistical timing analysis, since more paths can have overlapped delay distributions due to large-scale process variations. In addition to this multiple-critical-path problem, we will demonstrate in Section 4 that selecting the gates and interconnects along the most critical (least critical) path for up (down) sizing might not be the best choices under a statistical modeling assumption.

4. Concept of Statistical Sensitivity

We define the concepts of path sensitivity and arc sensitivity for circuit optimization.

4.1 Path Sensitivity

In nominal timing analysis, the critical path is of great interest since it uniquely determines the maximal circuit delay. If the delay of the critical path is increased (decreased) by a small perturbation ϵ , the maximal circuit delay is increased (decreased) by ϵ correspondingly. Therefore, given the maximal circuit delay D in (3), the relation between D and the individual path delay D_{P_i}

can be mathematically represented as the path sensitivity³:

$$S_{P_i}^{Path} = \frac{\partial D}{\partial D_{P_i}} = \begin{cases} 1 & (\text{If } P_i \text{ is critical}) \\ 0 & (\text{Otherwise}) \end{cases} \quad (4)$$

From the sensitivity point of view, a critical path is important since it has non-zero sensitivity and all other non-critical paths have zero sensitivity. The maximal circuit delay can be changed if and only if the critical path delay is changed. This is the underlying reason why the critical path is important for timing optimization. It is the sensitivity, instead of the critical path itself, that provides an important criterion to guide timing optimization. A path is more (less) important if it has a larger (smaller) path sensitivity.

In statistical timing analysis, all path delays are random variables. Although directly computing sensitivity between two random variables seems infeasible, the path sensitivity can be defined by their expected values (i.e. moments). One simple definition for path sensitivity is to use the first order moment, i.e.:

$$S_{P_i}^{Path} = \frac{\partial E(D)}{\partial E(D_{P_i})} \quad (5)$$

where $E(\bullet)$ stands for the expected value operator. The path sensitivity in (5) models the mean value relation between the maximal circuit delay D and the individual path delay D_{P_i} . It should be noted, however, the path sensitivity can also be defined for the second order moments or even higher order moments. For example, it is possible to define the path sensitivity as:

$$S_{P_i}^{Path} = \frac{\partial VAR(D)}{\partial E(D_{P_i})} \quad (6)$$

where $VAR(\bullet)$ stands for the variance of a random variable. The path sensitivity in (6) provides a quantitative value to link the variance of the maximal circuit delay D to the mean of an individual path delay D_{P_i} . In this paper, we focus on the path sensitivity in (5) which has several important properties.

Theorem 1: The path sensitivity in (5) satisfies:

$$\sum_i S_{P_i}^{Path} = 1 \quad (7)$$

Proof: Given a small perturbation $\varepsilon \rightarrow 0$ on the mean values of all paths, the mean value of the maximal circuit delay is:

$$E[MAX(D_{P_1} + \varepsilon, D_{P_2} + \varepsilon, \dots)] = E[MAX(D_{P_1}, D_{P_2}, \dots)] + \varepsilon \quad (8)$$

According to the path sensitivity definition in (5), the mean value of the maximal circuit delay can also be represented by:

$$E[MAX(D_{P_1} + \varepsilon, D_{P_2} + \varepsilon, \dots)] = E[MAX(D_{P_1}, D_{P_2}, \dots)] + \sum_i \varepsilon \cdot S_{P_i}^{Path} \quad (9)$$

Comparing (8) and (9) yields the result in (7). ■

Theorem 2: Give the maximal circuit delay $D = MAX(D_{P_1}, D_{P_2}, \dots)$ where D_{P_i} is the delay of the i -th path, if the probability $P[D_{P_i} = MAX(D_{P_j}, j \neq i)]$ is equal to 0, then the path sensitivity in (5) is equal to the probability that the path P_i is critical, i.e.:

$$S_{P_i}^{Path} = P(D_{P_i} \geq D_{P_1} \ \& \ D_{P_i} \geq D_{P_2} \ \& \ \dots) \quad (10)$$

Proof: Let $A_{P_i} = MAX(D_{P_j}, j \neq i)$ and we have:

$$S_{P_i}^{Path} = \frac{\partial E[MAX(D_{P_i}, A_{P_i})]}{\partial E(D_{P_i})} \quad (11)$$

³ For simplicity, we assume that there is only one critical path which has the maximal delay in the nominal timing graph.

$$P(D_{P_i} \geq D_{P_1} \ \& \ D_{P_i} \geq D_{P_2} \ \& \ \dots) = P(D_{P_i} \geq A_{P_i}) \quad (12)$$

Assume that $pdf(D_{P_i}, A_{P_i})$ is the joint probability distribution function for D_{P_i} and A_{P_i} , yielding:

$$E[MAX(D_{P_i}, A_{P_i})] = \iint MAX(D_{P_i}, A_{P_i}) \cdot pdf(D_{P_i}, A_{P_i}) \cdot dD_{P_i} dA_{P_i} \quad (13)$$

$$= \iint MAX(D_{P_i} - A_{P_i}, 0) \cdot pdf(D_{P_i}, A_{P_i}) \cdot dD_{P_i} dA_{P_i} + E(A_{P_i})$$

The second term in (13) is independent on $E(D_{P_i})$ and its derivative to $E(D_{P_i})$ is equal to 0. Substituting (13) into (11) yields:

$$S_{P_i}^{Path} = \frac{\partial \left[\iint MAX(D_{P_i} - A_{P_i}, 0) \cdot pdf(D_{P_i}, A_{P_i}) \cdot dD_{P_i} dA_{P_i} \right]}{\partial E(D_{P_i})} \quad (14)$$

Given a small perturbation $\varepsilon \rightarrow 0$ on the mean value of D_{P_i} , equation (14) yields:

$$S_{P_i}^{Path} = \iint \lim_{\varepsilon \rightarrow 0} \frac{1}{\varepsilon} \left[MAX(D_{P_i} - A_{P_i} + \varepsilon, 0) - MAX(D_{P_i} - A_{P_i}, 0) \right] \cdot pdf(D_{P_i}, A_{P_i}) \cdot dD_{P_i} dA_{P_i} \quad (15)$$

where

$$\lim_{\varepsilon \rightarrow 0} \frac{1}{\varepsilon} \left[MAX(D_{P_i} - A_{P_i} + \varepsilon, 0) - MAX(D_{P_i} - A_{P_i}, 0) \right] = \begin{cases} 1 & (D_{P_i} > A_{P_i}) \\ 1 & (D_{P_i} = A_{P_i} \ \& \ \varepsilon > 0) \\ 0 & (D_{P_i} = A_{P_i} \ \& \ \varepsilon < 0) \\ 0 & (D_{P_i} < A_{P_i}) \end{cases} \quad (16)$$

Therefore, given the assumption that the probability $P(D_{P_i} = A_{P_i})$ is 0, the following integration is also equal to 0.

$$\begin{aligned} & \left| \iint_{D_{P_i}=A_{P_i}} \lim_{\varepsilon \rightarrow 0} \frac{1}{\varepsilon} \left[MAX(D_{P_i} - A_{P_i} + \varepsilon, 0) - MAX(D_{P_i} - A_{P_i}, 0) \right] \cdot pdf(D_{P_i}, A_{P_i}) \cdot dD_{P_i} dA_{P_i} \right| \\ & \leq \iint_{D_{P_i}=A_{P_i}} pdf(D_{P_i}, A_{P_i}) \cdot dD_{P_i} \cdot dA_{P_i} = P(D_{P_i} = A_{P_i}) = 0 \end{aligned} \quad (17)$$

Substituting (16) and (17) into (15) yields:

$$S_{P_i}^{Path} = \iint_{D_{P_i} > A_{P_i}} pdf(D_{P_i}, A_{P_i}) \cdot dD_{P_i} \cdot dA_{P_i} = P(D_{P_i} > A_{P_i}) = P(D_{P_i} \geq A_{P_i}) \quad (18)$$

In (18) $P(D_{P_i} \geq A_{P_i}) = P(D_{P_i} > A_{P_i})$, since $P(D_{P_i} = A_{P_i}) = 0$. Substituting (18) into (12) proves the result in (10). ■

Theorem 2 relies on the assumption $P[D_{P_i} = MAX(D_{P_j}, j \neq i)] = 0$. The physical meaning of this assumption can be further explained by the following theorem.

Theorem 3: Let D_{P_i} be the delay of the i -th path. The probability $P[D_{P_i} = MAX(D_{P_j}, j \neq i)] = 0$ for any $\{i = 1, 2, \dots\}$, if the probability $P(D_{P_i} = D_{P_j}) = 0$ for any $i \neq j$.

Proof: Based on the probability theorem [14], we have:

$$\begin{aligned} & P[D_{P_i} = MAX(D_{P_j}, j \neq i)] \\ & = \sum_{j \neq i} P[D_{P_i} = D_{P_j} \ \& \ D_{P_j} \geq MAX(D_{P_k}, k \neq i, k \neq j)] \\ & \leq \sum_{j \neq i} P(D_{P_i} = D_{P_j}) = 0 \end{aligned} \quad (19)$$

Theorem 3 implies that the assumption in Theorem 2 is satisfied if any two paths in the circuit are not exactly identical. This is true in most practical applications where the intra-die

variations are considered. Note that, even if two path delays have the same mean and variance values, they can still be statistically different. For example, two paths are located in different regions of the chip such that their delays depend on different intra-die variations.

4.2 Arc Sensitivity

In nominal timing optimization, the gates and interconnects along the critical path are important, since the maximal circuit delay is sensitive to these gate/interconnect delays. Following this reasoning, the importance of a given gate or interconnect can be assessed by the following arc sensitivity:

$$S_{A_i}^{Arc} = \frac{\partial D}{\partial D_{A_i}} = \sum_k S_{P_k}^{Path} \cdot \frac{\partial D_{P_k}}{\partial D_{A_i}} = \begin{cases} 1 & (A_i \text{ is on critical path}) \\ 0 & (\text{Otherwise}) \end{cases} \quad (20)$$

where D is the maximal circuit delay given in (3), D_{A_i} denotes the gate/interconnect delay associated with the i -th arc, and D_{P_k} represents the delay of the k -th path. In (20), the path sensitivity $S_{P_k}^{Path}$ is non-zero (equal to 1) if and only if the k -th path P_k is critical. In addition, the derivative $\partial D_{P_k}/\partial D_{A_i}$ is non-zero (equal to 1) if and only if the i -th arc A_i sits on the k -th path P_k , since the path delay D_{P_k} is equal to the sum of all arc delays D_{A_i} that belong to this path. These observations yield the conclusion that the arc sensitivity $S_{A_i}^{Arc}$ is non-zero if and only if A_i is on the critical path. The arc sensitivity explains why the gates and interconnects along the critical path are important for timing optimization. A gate/interconnect is more (less) important if it has a larger (smaller) arc sensitivity.

The aforementioned sensitivity concept can be extended to statistical timing analysis. In statistical cases, we define the arc sensitivity using the first order moments:

$$S_{A_i}^{Arc} = \frac{\partial E(D)}{\partial E(D_{A_i})} \quad (21)$$

Similar to path sensitivity, the arc sensitivity can also be defined by using high order moments. In this paper, we focus on the arc sensitivity in (21) which has the following important property.

Theorem 4: Let D_{P_i} be the delay of the i -th path. If the probability $P[D_{P_i} = \text{MAX}(D_{P_j}, j \neq i)] = 0$ for any $\{i = 1, 2, \dots\}$, then the arc sensitivity in (21) is equal to:

$$S_{A_i}^{Arc} = \sum_{A_i \in P_k} S_{P_k}^{Path} \quad (22)$$

Proof: Assume that $pdf(D_{P_1}, D_{P_2}, \dots)$ is the joint probability distribution function all path delays, yielding:

$$S_{A_i}^{Arc} = \frac{\partial \left[\int \text{MAX}(D_{P_1}, D_{P_2}, \dots) \cdot pdf(D_{P_1}, D_{P_2}, \dots) \cdot dD_{P_1} dD_{P_2} \dots \right]}{\partial E(D_{A_i})} \quad (23)$$

$$= \int \frac{\partial \text{MAX}(D_{P_1}, D_{P_2}, \dots)}{\partial E(D_{A_i})} \cdot pdf(D_{P_1}, D_{P_2}, \dots) \cdot dD_{P_1} dD_{P_2} \dots$$

Theoretically, the MAX function in (23) is not differentiable at the locations where $D_{P_i} = \text{MAX}(D_{P_j}, j \neq i)$. However, as shown in (17), the integration in (23) is equal to 0 at these singular points, as long as $P[D_{P_i} = \text{MAX}(D_{P_j}, j \neq i)] = 0$. Therefore, these singular points have no effect on the final value of $S_{A_i}^{Arc}$ and can be ignored.

$$S_{A_i}^{Arc} = \int \sum_k \frac{\partial \text{MAX}(D_{P_1}, \dots)}{\partial D_{P_k}} \cdot \frac{\partial D_{P_k}}{\partial E(D_{A_i})} \cdot pdf(D_{P_1}, \dots) \cdot dD_{P_1} \dots \quad (24)$$

$$= \int \sum_{A_i \in P_k} \frac{\partial \text{MAX}(D_{P_1}, \dots)}{\partial D_{P_k}} \cdot pdf(D_{P_1}, \dots) \cdot dD_{P_1} \dots$$

In (24), the derivative $\partial D_{P_k}/\partial E(D_{A_i})$ is non-zero (equal to 1) if and only if the i -th arc A_i sits on the k -th path P_k . Comparing (24) and (5) yields the equation in (22). ■

Remember that $S_{P_k}^{Path}$ is equal to the probability that the k -th path P_k is critical (Theorem 2). Therefore, the arc sensitivity defined in (21) is exactly equal to the probability that the arc sits on the critical path.

The arc sensitivity defined in (21) provides an effective criterion to select the most important gates and interconnects for up/down sizing. Once again roughly speaking, for statistical timing optimization, the gates and interconnects with large arc sensitivities are critical to the maximal circuit delay and in general can be up-sized to improve circuit speed, while the others with small arc sensitivities can be down-sized to save chip area and power consumption. Next, using the concept of arc sensitivity, we explain the reason why repeatedly selecting the gates and interconnects along the most critical (least critical) path for up (down) sizing can be ineffective in statistical cases.




Fig. 4. A simple timing graph to illustrate the application of the arc sensitivity.

Consider a simple timing graph including three paths, as shown in Fig. 4. Assume that the path sensitivity $S_{P_1}^{Path} = S_{P_2}^{Path} = 0.3$ and $S_{P_3}^{Path} = 0.4$. Therefore, P_3 is the most critical path since it has the largest path sensitivity and is most likely to have the maximal delay. Using the traditional concept of critical path, the arc A_2 should be selected for up-sizing in order to reduce the circuit delay. However, according to Theorem 4, it is easy to verify that $S_{A_1}^{Arc} = S_{P_1}^{Path} + S_{P_2}^{Path} = 0.6$ and $S_{A_2}^{Arc} = S_{P_3}^{Path} = 0.4$. The arc A_1 has a more significant impact on the maximal circuit delay and should be selected for up-sizing, although it does not sit on the most critical path. In this example, using the traditional concept of critical path selects the wrong arc, since it does not consider the non-zero path sensitivities of other less critical paths. These non-zero sensitivities make it possible that changing an arc delay can change the maximal circuit delay through multiple paths. In Fig. 4, the arc A_1 can change the maximal circuit delay through two paths P_1 and P_2 , while the arc A_2 can change the maximal circuit delay only through one path P_3 . Therefore, the arc A_1 eventually becomes more critical than A_2 , although neither P_1 nor P_2 is the most critical path.

In summary, two different sensitivities, i.e. path sensitivity and arc sensitivity, have been defined and described, and the theoretical links between probability and sensitivity have been shown. The proposed sensitivity-based framework has three unique properties:

- *Distribution-independent.* The theoretical results for path sensitivity and arc sensitivity are independent on specific random distributions; e.g. the Normal distributions that are assumed in many statistical timing analysis algorithms.

- *Correlation-aware.* The criticality computation in [11] assumes independence between the criticality probabilities of two paths, although their statistical timing analysis can handle correlated cases. Our proposed sensitivity-based framework for criticality analysis is not restricted to the independence assumption.
- *Computation-efficient.* Computing sensitivities are much more efficient than the direct probability computation.

5. Algorithm for Sensitivity Computation

The arc sensitivity values are useful to pick up the most critical arcs for timing optimization. The path sensitivity discussed in Section 4.1 is mainly used for theoretical analysis and, therefore, computing the path sensitivity is of less interest in practical applications.

We first develop the sensitivity equations for two atomic operations: *SUM* and *MAX*. Then, we show how to propagate the sensitivities throughout the timing graph, using a single breath-first graph traversal. Finally, we discuss the incremental analysis algorithm to quickly update the sensitivity values after changes to a circuit are made.

The sensitivity analysis should be scheduled after the statistical timing analysis. Therefore, we assume that the timing analysis results are already available before the sensitivity analysis begins. In addition, we assume that the gate/interconnect delays and arrival times can be approximated as Normal distributions. Such a Normal distribution assumption facilitates an efficient sensitivity computation without incurring substantial errors. It should be noted, however, that nothing precludes us from including non-Normal distributions in the sensitivity analysis, since our sensitivity-based framework proposed in Section 4 is completely distribution-independent.

5.1 Atomic Operation

A key function in statistical timing analysis is to propagate arrival times through the gates. In order to do that, two atomic operations are required, i.e. *SUM* and *MAX*, as shown in Fig. 2. Since multi-variable operations can be easily broken down into multiple two-variable cases, the remainder of this section focuses on the sensitivity computation for *SUM* and *MAX* of two random variables, i.e. $z = x+y$ and $z = \text{MAX}(x,y)$ where:

$$x = x_0 + \sum_{i=1}^M x_i \eta_i \quad y = y_0 + \sum_{i=1}^M y_i \eta_i \quad z = z_0 + \sum_{i=1}^M z_i \eta_i \quad (25)$$

In (25), $\{x_0, y_0, z_0\}$ are the constant terms, $\{x_i, y_i, z_i, i = 1, 2, \dots, M\}$ are the linear coefficients, $\{\eta_i, i = 1, 2, \dots, M\}$ are a set of independent random variables with standard Normal distributions (i.e. zero mean and unit standard deviation), and M is the total number of these random variables. The independent random variables $\{\eta_i, i = 1, 2, \dots, M\}$ can be extracted by principle component analysis [15], even if the original process parameters are correlated. Such a delay model in (25) is also used in many other statistical timing analysis algorithms, e.g. [10], [11].

Given the operation $z = x+y$ or $z = \text{MAX}(x,y)$ where x, y and z are approximated as (25), we define the *sensitivity matrix* $Q_{z \leftarrow x}$ as:

$$Q_{z \leftarrow x} = \begin{bmatrix} \partial z_0 / \partial x_0 & \partial z_0 / \partial x_1 & \cdots & \partial z_0 / \partial x_M \\ \partial z_1 / \partial x_0 & \partial z_1 / \partial x_1 & \cdots & \partial z_1 / \partial x_M \\ \vdots & \vdots & \vdots & \vdots \\ \partial z_M / \partial x_0 & \partial z_M / \partial x_1 & \cdots & \partial z_M / \partial x_M \end{bmatrix} \quad (26)$$

The sensitivity matrix $Q_{z \leftarrow y}$ can be similarly defined.

The sensitivity matrix in (26) provides the quantitative information that how much the coefficients $\{z_i, i = 0, 1, \dots, M\}$ will be changed if there is a small perturbation on $\{x_i, i = 0, 1, \dots, M\}$. Next, we derive the mathematic formulas of the sensitivity matrices for both *SUM* and *MAX* operations.

A. SUM Operation

For the *SUM* operation $z = x+y$, it is easy to verify that:

$$z_i = x_i + y_i \quad (i = 0, 1, \dots, M) \quad (27)$$

Therefore, the sensitivity matrix $Q_{z \leftarrow x}$ is an identity matrix.

B. MAX Operation

For the *MAX* operation $z = \text{MAX}(x,y)$, it has been proven that:

$$\begin{aligned} \partial z_0 / \partial x_0 &= \Phi(\alpha) \\ \partial z_0 / \partial x_i &= \partial z_i / \partial x_0 = \varphi(\alpha)(x_i - y_i) / \rho \quad (i = 1, 2, \dots, M) \\ \partial z_i / \partial x_i &= \Phi(\alpha) - \alpha \varphi(\alpha)(x_i - y_i)^2 / \rho^2 \quad (i = 1, 2, \dots, M) \\ \partial z_i / \partial x_j &= -\alpha \varphi(\alpha)(x_i - y_i)(x_j - y_j) / \rho^2 \quad \left(\begin{array}{l} i, j = 1, 2, \dots, M \\ i \neq j \end{array} \right) \end{aligned} \quad (28)$$

where $\varphi(\bullet)$ and $\Phi(\bullet)$ are the probability density function and the cumulative distribution function of the standard Normal distribution respectively, and:

$$\rho = \sqrt{\sum_{i=1}^M (x_i - y_i)^2} \quad \alpha = (x_0 - y_0) / \rho \quad (29)$$

Equations (28) and (29) can be derived by directly following the mathematic formulations in [16]. Due to the lack of space, the detailed proof of these equations is omitted here.

It is worth noting that the sensitivity matrix $Q_{z \leftarrow y}$ can be similarly computed using (27)-(29), since both the *SUM* and *MAX* operations are symmetric.

5.2 Sensitivity Propagation

Once the atomic operations are available, they can be applied to propagate the sensitivity matrices throughout the timing graph. Next, we use the simple timing graph in Fig. 1 as an example to illustrate the key idea of sensitivity propagating. In such an example, propagating the sensitivity matrices can be achieved through the following steps.

- Start from the *MAX* operation at the sink node, i.e. $D = \text{MAX}[AT(f)+D(f, \text{sink}), AT(g)+D(g, \text{sink})]$ where D denotes the arrival time at the sink node (i.e. the maximal circuit delay), $AT(i)$ represents the arrival time at the node i and $D(i,j)$ stands for the delay of the arc $\langle i, j \rangle$. Compute the sensitivity matrices $Q_{D \leftarrow [AT(f)+D(f, \text{sink})]}$ and $Q_{D \leftarrow [AT(g)+D(g, \text{sink})]}$ using (28)-(29).
- Propagate $Q_{D \leftarrow [AT(f)+D(f, \text{sink})]}$ to the node f through the arc $\langle f, \text{sink} \rangle$. Based on the chain rule of the derivatives, $Q_{D \leftarrow AT(f)} = Q_{D \leftarrow [AT(f)+D(f, \text{sink})]} \cdot Q_{[AT(f)+D(f, \text{sink})] \leftarrow AT(f)}$ and $Q_{D \leftarrow D(f, \text{sink})} = Q_{D \leftarrow [AT(f)+D(f, \text{sink})]} \cdot Q_{[AT(f)+D(f, \text{sink})] \leftarrow D(f, \text{sink})}$. $Q_{[AT(f)+D(f, \text{sink})] \leftarrow AT(f)}$ and $Q_{[AT(f)+D(f, \text{sink})] \leftarrow D(f, \text{sink})}$ are the identity matrices due to the *SUM* operation.
- Similarly propagate $Q_{D \leftarrow [AT(g)+D(g, \text{sink})]}$ to the node g through the arc $\langle g, \text{sink} \rangle$. Determine $Q_{D \leftarrow AT(g)}$ and $Q_{D \leftarrow D(g, \text{sink})}$.
- Propagate $Q_{D \leftarrow AT(f)}$ and $Q_{D \leftarrow AT(g)}$ to the node e , yielding $Q_{D \leftarrow D(e,f)} = Q_{D \leftarrow AT(f)}$, $Q_{D \leftarrow D(e,g)} = Q_{D \leftarrow AT(g)}$ and $Q_{D \leftarrow AT(e)} = Q_{D \leftarrow AT(f)} + Q_{D \leftarrow AT(g)}$. Note that the out-degree of the node e is

equal to two. Therefore, the sensitivity matrices $Q_{D \leftarrow AT(f)}$ and $Q_{D \leftarrow AT(g)}$ should be added together at the node e to compute $Q_{D \leftarrow AT(e)}$. Its physical meaning is that a small perturbation on $AT(e)$ can change the maximal circuit delay D through two different paths $\{e \rightarrow f \rightarrow \text{sink}\}$ and $\{e \rightarrow g \rightarrow \text{sink}\}$.

- Continue propagating the sensitivity matrices until the source node is reached.

In general, the sensitivity propagation involves a single breath-first graph traversal from the sink node to the source node with successive matrix multiplications. The computational complexity of such a sensitivity propagation is *linear* in circuit size. After the sensitivity propagating, the sensitivity matrix $Q_{D \leftarrow D(i,j)}$ between the maximal circuit delay D and each arc delay $D(i,j)$ is determined. Based on these sensitivity matrices, the arc sensitivity can be easily computed by a quick post-processing. For example, the arc sensitivity defined in (21) is the (1,1)-th element in $Q_{D \leftarrow D(i,j)}$ (see the sensitivity matrix definition in (26)), i.e.:

$$S_{\langle i,j \rangle}^{Arc} = [1 \ 0 \ \dots] \cdot Q_{D \leftarrow D(i,j)} \cdot [1 \ 0 \ \dots]^T \quad (30)$$

5.3 Incremental Sensitivity Analysis




Fig. 5. Illustration of the incremental timing and sensitivity analysis.

The incremental analysis capability facilitates a quick update on statistical timing and sensitivity information after local changes to a circuit are made. The complete statistical timing and sensitivity analysis consists of one forward arrival time propagation from the source node to the sink node and one backward sensitivity propagation from the sink node to the source node. If a change is made as shown in Fig. 5, both the arrival time values in the cone A and the sensitivity values in the cone B (see Fig. 5) should be updated. Such an incremental update scheme is similar to that of the nominal timing analysis, although the detailed implementations can be quite different. For example, in our incremental sensitivity analysis, special data structures are required for efficiently propagating the sensitivity matrices. These detailed implementation issues are not included in this paper due to the limited number of available pages.

6. Numerical Examples

We demonstrate the efficacy of the proposed sensitivity analysis using several circuit examples. All circuits are implemented in a standard CMOS 0.13 μm process. The inter-die and intra-die variations on V_{TH} , T_{OX} , W and L are considered. All numerical simulations are executed on an Intel Pentium 2.6 GHz computer with 1 GB memory.

6.1 A Simple Example

Shown in Fig. 6 is a simple digital circuit that consists of 9

gates and 2 D flip-flops. Such a simple example allows us to intuitively illustrate several key concepts of the proposed sensitivity analysis.




Fig. 6. Circuit schematic of a simple digital circuit.

Table 1. Arc sensitivity values for the simple digital circuit (only include the arcs with non-zero sensitivities)

Arc	Proposed	MC	Arc	Proposed	MC
$\langle I_3, N_2 \rangle$	100%	100%	$\langle N_2, N_3 \rangle$	99.9%	99.9%
$\langle N_2, N_4 \rangle$	0.1%	0.1%	$\langle N_3, N_5 \rangle$	70.8%	72.4%
$\langle N_3, N_6 \rangle$	29.1%	27.5%	$\langle N_4, N_6 \rangle$	0.1%	0.1%
$\langle CK, N_7 \rangle$	100%	100%	$\langle N_7, N_8 \rangle$	70.8%	72.4%
$\langle N_7, N_9 \rangle$	29.2%	27.6%			

Table 1 shows the arc sensitivity values computed by the proposed algorithm and Monte Carlo simulation with 10^4 samples. The Monte Carlo simulation repeatedly draws random samples and counts the probability that an arc sits on the critical path following our definition. Note that the largest arc sensitivity error in Table 1 is only 1.6%. Such a high accuracy demonstrates that the Normal distribution assumption applied in our sensitivity analysis does not incur significant errors in this example.

As shown in Table 1, $\langle I_3, N_2 \rangle$ is one of the arcs that have the largest sensitivity values. This is because $\langle I_3, N_2 \rangle$ sits on three longest paths: $\{I_3 \rightarrow N_2 \rightarrow N_3 \rightarrow N_5\}$, $\{I_3 \rightarrow N_2 \rightarrow N_3 \rightarrow N_6\}$ and $\{I_3 \rightarrow N_2 \rightarrow N_4 \rightarrow N_6\}$. Therefore, a small perturbation on the delay of $\langle I_3, N_2 \rangle$ can significantly change the maximal circuit delay through these three paths. Note that, although such a multiple-path effect cannot be easily identified by nominal timing analysis, it is successfully captured by the proposed sensitivity analysis.

In addition, it is also worth mentioning that the arc $\langle I_2, N_2 \rangle$ in Fig. 6 has zero sensitivity, because the NAND gate is asymmetric and the arc delay $D(I_3, N_2)$ is larger than $D(I_2, N_2)$. Even with the process variations, $D(I_3, N_2)$ still dominates, since $D(I_2, N_2)$ and $D(I_3, N_2)$ are from the same gate and they are fully correlated.

Table 2. Sensitivity analysis error and cost for ISCAS'85 benchmark circuits

CKT	Sensitivity Error			Computation Time (Sec.)		
	Min	Avg	Max	Proposed		MC
				Timing	Sensitivity	
c432	0.0%	0.1%	1.6%	0.01	0.01	128
c499	0.0%	0.1%	2.4%	0.02	0.02	154
c880	0.0%	0.9%	1.3%	0.03	0.02	281
c1355	0.4%	0.9%	2.5%	0.05	0.03	359
c1908	0.0%	0.4%	3.4%	0.07	0.06	504
c2670	0.0%	0.3%	2.6%	0.09	0.05	771
c3540	0.0%	0.3%	2.4%	0.11	0.06	974
c5315	0.8%	1.8%	2.8%	0.17	0.11	1381
c6288	0.0%	0.6%	1.9%	0.25	0.11	1454
c7552	0.7%	1.1%	3.5%	0.26	0.14	1758

6.2 ISCAS'85 Benchmark Circuits

A. Accuracy and Speed

We performed statistical timing and sensitivity analysis for the ISCAS'85 benchmark circuits. Table 2 shows the minimal, average and maximal sensitivity errors of all timing arcs. These errors are compared against the Monte Carlo simulation with 10^4 samples. Note that the maximal sensitivity error in Table 2 is less than 3.5% for all circuits and the proposed sensitivity analysis achieves about 4000x speedup over the Monte Carlo simulation. In addition, the sensitivity analysis time is slightly less than the timing analysis time, since the sensitivity analysis only involves simple matrix propagations while the timing analysis requires several C_{eff} iterations in order to handle the interconnect delays.

B. Slack and Sensitivity Wall




Fig. 7. Slack and sensitivity wall for ISCAS'85 C7552.

One important problem in nominal timing optimization is the steep slack wall discussed in [13]. Following nominal optimization, many paths have similar delays and become equally critical. In this example, we optimize the circuit C7552 based on its nominal delay and plot its nominal slacks in Fig. 7. (Fig. 7 is plotted for $-\text{Slack}$.) The steep slack wall in Fig. 7 implies that a great number of nodes have close-to-zero slacks and, therefore, are equally important in nominal timing optimization.

Next, we run the statistical sensitivity analysis for the same optimized circuit and plot the arc sensitivities in Fig. 7. Note that the sensitivity wall in Fig. 7 is flat. In other words, after the process variations are considered, only a small number of arcs dominate the overall timing performance. Although these arcs cannot be identified by nominal timing analysis, they are captured by the proposed statistical sensitivity analysis.

6.3 Scaling with Problem Size

Table 3. Sensitivity analysis cost for large industry examples

Design	# of Cells	# of Pins	Computation Time (Sec.)	
			Timing	Sensitivity
A	1.6×10^4	6.2×10^4	2.4	1.9
B	6.0×10^4	2.2×10^5	7.2	5.17
C	3.3×10^5	1.3×10^6	92.6	75.6

As a final example, we tested the proposed sensitivity analysis on three large industry examples. Table 3 shows the circuit sizes and computation cost for these examples. The Monte Carlo simulation is too expensive for these large examples and, therefore, is not computationally feasible here. As shown in Table

3, the computation cost of the proposed sensitivity analysis scales linearly as the circuit size increases (up to 1.3M pins).

7. Conclusions

In this paper we propose a sensitivity-based framework to access the criticality of each path and/or arc in statistical timing analysis. Our theoretical analysis proves a direct link between probability and sensitivity. In addition, an efficient algorithm is developed for fast sensitivity computation. The proposed sensitivity analysis has a linear complexity and provides an incremental analysis capability. Our numerical examples demonstrate that the proposed sensitivity analysis yields accurate results and achieves 4000x speedup over the Monte Carlo simulation with 10^4 samples. The proposed sensitivity analysis can be incorporated into an optimization engine to guide statistical timing optimization.

8. References

- [1] X. Li, J. Le, M. Celik, and L. Pileggi, "Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations," *Docket MC06172004P*, Filed with the US Patent Office, Jun. 2005.
- [2] S. Nasif, "Modeling and analysis of manufacturing variations," *IEEE CICC*, pp. 223-228, 2001.
- [3] J. Liou, A. Krstic, L. Wang and K. Cheng, "False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation," *IEEE/ACM DAC*, pp. 566-569, 2002.
- [4] M. Orshansky and K. Keutzer, "A general probabilistic framework for worst case timing analysis," *IEEE/ACM DAC*, pp. 556-561, 2002.
- [5] J. Jess, K. Kalafala, S. Naidu, R. Otten and C. Visweswariah, "Statistical timing for parametric yield prediction of digital integrated circuits," *IEEE/ACM DAC*, pp. 932-937, 2003.
- [6] J. Liou, K. Chen, S. Kundu and A. Krstic, "Fast statistical timing analysis by probabilistic event propagation," *IEEE/ACM DAC*, pp. 661-666, 2001.
- [7] A. Agarwal, V. Zolotov and D. Blaauw, "Statistical timing analysis using bounds and selective enumeration," *IEEE Trans. CAD*, Vol. 22, No. 9, pp. 1243-1260, Sep. 2003.
- [8] A. Devgan and C. Kashyap, "Block-based static timing analysis with uncertainty," *IEEE/ACM ICCAD*, pp. 607-614, 2003.
- [9] A. Agarwal, D. Blaauw and V. Zolotov, "Statistical timing analysis for intra-die process variations with spatial correlations," *IEEE/ACM ICCAD*, pp. 900-907, 2003.
- [10] H. Chang and S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single PERT-like traversal," *IEEE/ACM ICCAD*, pp. 621-625, 2003.
- [11] C. Visweswariah, K. Ravindran, K. Kalafala, S. Walker and S. Narayan, "First-order incremental block-based statistical timing analysis," *IEEE/ACM DAC*, pp. 331-336, 2004.
- [12] J. Le, X. Li and L. Pileggi, "STAC: statistical timing analysis with correlation," *IEEE/ACM DAC*, pp. 343-348, 2004.
- [13] X. Bai, C. Visweswariah, P. Strenski and D. Hathaway, "Uncertainty-aware circuit optimization," *IEEE/ACM DAC*, pp. 58-63, 2002.
- [14] A. Papoulis and S. Pillai, *Probability, Random Variables and Stochastic Processes*, McGraw-Hill, 2001.
- [15] G. Seber, *Multivariate Observations*, Wiley Series, 1984.
- [16] C. Clark, "The greatest of a finite set of random variables," *Operations Research*, pp. 145-162, Mar.-Apr., 1961.