

CAD & Methodology for Design of Cell-Level Analog Building Blocks

Rob A. Rutenbar

Carnegie Mellon University

Pittsburgh, PA, USA

rutenbar@ece.cmu.edu

<http://www.ece.cmu.edu/~rutenbar>




© R.A. Rutenbar 2000 ESSCIRC'2000 Page 1

Talk's Emphasis

- Analog cells
- CAD & methodology issues
- Synthesis, reuse, IP options

Example:
one cell on
analog-side of a
mixed-signal ASIC

Mixed-Signal System-on-Chip



© R.A. Rutenbar 2000 ESSCIRC'2000 Page 2

Carnegie Mellon

Outline

- **Critical design tasks**
 - ▼ Circuit design: topology, sizing, centering
 - ▼ Circuit layout: devices, placement, routing
- **About analog cells**
 - ▼ Why analog cells != digital cells
 - ▼ Different design and reuse scenarios
 - ▼ Different intellectual property (IP) issues
- **CAD & methodology**
 - ▼ Current methodologies: today's industrial coping strategies
 - ▼ Evolving techniques: leading-edge strategies, universities, startups
- **Conclusions**

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 3

Carnegie Mellon

Outline


- **Critical design tasks**
 - ▼ Circuit design: topology, sizing, centering
 - ▼ Circuit layout: devices, placement, routing
- **About analog cells**
- **CAD & methodology**
- **Conclusions**

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 4

Carnegie Mellon


Just What Is An “Analog Building Block?”

- **Typical analog cell**
 - ▼ ~5-75 devices (if bigger, usually use some hierarchy)
 - ▼ Active devices (FET, BJT, etc) and passives (R, L, C)
 - ▼ Often requires precision devices/passives for performance
 - ▼ Often requires sensitive device placement, wiring



Specification

Gain 60dB
UGF 111MHz
Phase 60deg
Slew 2V/us
CMRR: 60dB
PSRR: 70dB
THD: 1%



Circuit topology & sizing



Physical layout

Need all 3 of these to have a “complete” cell

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 5

Carnegie Mellon

Analog Cells: Common Examples

- **Common cells**

OpAmp

Comparator

Bandgap
Voltage Ref

Analog
Switch

Oscillator

LNA

Mixer

Etc...
- **Common subsystems composed from basic cells**

Filter

PLL

General
A/D & D/A

Audio
 $\Delta\Sigma$ A/D



Regulator

CODEC

I/O Line
Drivers

Etc...

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 6



Carnegie Mellon

Outline

- Critical design tasks
- **About analog cells**
 - ▼ Why analog cells != digital cells
 - ▼ Different design and reuse scenarios
 - ▼ Different IP issues
- CAD & methodology
- Conclusions

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 9

Carnegie Mellon

Why Is This Actually Difficult...?

- **Common misperceptions here**
 - ▼ Based mostly on familiarity with digital cells, digital libraries, and with digital design scenarios
- **Myth of "limited size"**
 - ▼ *"Hey--only 50 transistors? How **hard** can that be to design?"*
 - ▼ *"I don't see people obsessing over NAND gate design!"*
- **Myth of "limited libraries"**
 - ▼ *"There's not much analog on chip, and it's mostly understood functions like A/D and D/A, so why not just design all the required cells **once**, put them in a library, reuse them?"*

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 10

Carnegie Mellon

Reminder: Cell-Based Digital Design

- **Digital ASIC design**
 - ▼ Often **starts** from assumed library of cells (maybe some cores too)
 - ▼ Supports changes in cell-library; assumed part of methodology
 - ▼ Cell libraries heavily **reused** across different designs

```

graph LR
    A[Digital HDL] --> B[Logic Synthesis]
    B --> C[Tech Mapping]
    C --> D[Physical Design]
    D --> E[Chip Image]
    F((Gate-Level Cell Library)) --> B
    F --> C
    F --> D
    
```

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 11

Carnegie Mellon

Cell-Based Design Strategies: Digital

- **Where do digital cells come from?**

Foundries:
Optimized for this fab

3rd Party IP:
Emphasize portability, quick use

Migration Tools:
Old cells -> new cells

Manual, Custom Design:
Proprietary or custom library

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 12

Carnegie Mellon

Cell-Based Design Strategies: Analog



- **Where do analog cells come from?**
 - ▼ Mainly **manual** design
 - ▼ Often, manual **redesign**
 - ▼ Not much device-level reuse
 - ▼ Significant design effort here
 - ▼ (Some IP is emerging...)


- **Why is this?**

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 13

Carnegie Mellon

Analog Cells: Strong Fab Dependence

- **No digital abstraction to “hide” process**
 - ▼ No logic levels, noise margins, etc, on analog cells



Can't hide behind nice 1s and 0s...


- **Exploits physics of fab process, instead of avoiding it**
 - ▼ Individual devices designed to achieve precise behaviors
 - ▼ Especially true with precision passive devices, which might require separate process steps (eg, double poly for capacitors)
 - ▼ Circuits sensitive to all aspects of device/interconnect behavior, even modest changes due to simple dimensional shrinks

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 14

Carnegie Mellon

Analog Cells in Digital Processes

- For SoC designs, want analog in standard digital process
- Common problems
 - ▼ Low supply voltages preclude some circuit topologies



4-high gate stack works fine in 2µm, fails in deep submicron due to lack of ΔV_{GS}

Custom opamp

- ▼ Precision structures may be hard/impossible to build if special layers are unavailable (eg, poly-poly capacitor)
- ▼ Digital processes do not characterize devices for analog uses, eg, models do not capture subthreshold ops, matching, etc


© R.A. Rutenbar 2000 ESSCIRC'2000 Page 15

Carnegie Mellon

Analog Cell Myths Revisited

- Cell design difficulty, libraries
 - ▼ OK, so, maybe it's hard to design an analog cell.
 - ▼ So, why not just **design it once**, add to lib, reuse it?
- Problem: leverage not same for analog libraries
 - ▼ How big is a digital library? Big enough to get all necessary logic functions, IO variants, timing variants, drive strengths, to first order

Logic functions



X

Fanin & fanout variants

X

Timing, latch/FF, scan variants

X

Drive strength (1X, 2X, 4X, 8X) variants

=



~1k-2k cells

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 16

Carnegie Mellon

Analog Cell Libraries: Dimensionality

- Problem: **many** continuous specs for analog cells


=

=

**10 independent
performance
specifications**

➡ X

{

Spec=LOW
Spec=HIGH
variants
for ALL
combinations

}

=

**~ 1000 variants
for just *this* cell**

- Can't just build a practical-size, **universal** analog library

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 17


Carnegie Mellon

Analog Cell Libraries: Dimensionality

- Dimensionality: Reality check
 - ▼ OK, do you really need all 1000 of those variants?
 - ▼ Can't we make do with just a **few**--like we do for digital gates?
- Maybe: depends on your application

Performance

worst



best

Performance

worst

At *modest* levels of performance, you may be able to survive with limited variants, specs

But *not* out here, on high-performance apps, where every spec matters, most are interdependent, and there is little slack on meeting design goals

Bleeding edge...

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 18

CarnegieMellon

Analog Cells: Design & Reuse Strategies

- **2 major issues**
 - ▼ How do I make it easier to **design** this cell in the first place?
 - ▼ How do I avoid designing it again? Can I **reuse** it, wrap/buy it as **IP**?
 - ▼ Actually, **interdependent** set of technical responses here
- **Design: focuses at 3 levels**
 - ▼ Device-level design
 - ▼ Cell-level design
 - ▼ Core-level design (this is mostly later talks; issues here to address)
- **IP/reuse: focuses on 3 strategies**
 - ▼ Hard
 - ▼ Firm
 - ▼ Soft

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 19

CarnegieMellon

Analog Cells: Design & Reuse Strategies

- **Simple taxonomy**

		<i>IP/REUSE</i>		
		hard	firm	soft
DESIGN	device	Libraries of difficult, exotic device layouts	Parametric device layout generators	--
	cell	Libs of generic cell layouts for specific fab	Parametric templates for schematic, layout	Analog ckt synthesis and layout synthesis
	core	Libs of useful block layouts for specific fab	Parametric templates for useful cores	Mixed-signal system synthesis

Focus is on layout reuse

Focus is on reusable circuit & layout templates

Focus is on synthesis, from spec to ckt to layout

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 20

CarnegieMellon

Outline

- Critical design tasks
- About analog cells
- CAD & methodology
 - ▼ Current methodologies: today’s industrial coping strategies
 - ▼ Evolving techniques: leading-edge strategies, universities, startups
- Conclusions

© R.A. Rutenbar 2000 ESSCIRC’2000 Page 21

CarnegieMellon

Analog Cell Design & Reuse

- What are people *most commonly* doing right now?
 - ▼ (Actually, they’re mostly designing *by hand*, one device at a time...)

		IP/REUSE		
		hard	firm	soft
DESIGN	device	Libraries of difficult, exotic device layouts	Parametric device layout generators	--
	cell	Libs of generic cell layouts for specific fab	Parametric templates for schematic, layout	Analog ckt synthesis and layout synthesis
	core	Libs of useful block layouts for specific fab	Parametric templates for useful cores	Mixed-signal system synthesis

© R.A. Rutenbar 2000 ESSCIRC’2000 Page 22

CarnegieMellon

First, Look at Device-Level Issues

■ Question: why the emphasis on *individual* devices...?

		IP/REUSE		
		hard	firm	soft
DESIGN	device	Libraries of difficult, exotic device layouts	Parametric device layout generators	--
	cell	Libs of generic cell layouts for specific fab	Parametric templates for schematic, layout	Analog ckt synthesis and layout synthesis
	core	Libs of useful block layouts for specific fab	Parametric templates for useful cores	Mixed-signal system synthesis

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 23

CarnegieMellon

Analog Device IP

■ Basic idea

- ▼ Analog cells require “difficult” device structures
- ▼ May need large devices, aggressive matching, unusual precision
- ▼ Can save device layouts in a library, or more commonly...
- ▼ ... write **layout generators**; may be provided by your foundry
- ▼ Implementations vary: can use commercial frameworks (Mentor GDT, Cadence PCELL), or write your own (C++, JAVA, etc)

The diagram illustrates the process of generating analog device IP. It starts with a circuit symbol labeled 'N7' (representing a transistor). An arrow points from this symbol to a 3D box labeled 'Device IP Gen.'. Another arrow points from the box to a large, detailed grid representing a device layout, showing various colored regions and patterns.

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 24

CarnegieMellon

Device-Level Design Issues

- **Focus is often on precision**
 - ▼ May want precise electrical characteristics, or matching among several devices, or precise ratios among devices

- **Central issues**
 - ▼ Analog devices are often **large**; e.g., a 4000/4 FET is not unusual
 - ▼ Analog devices are often designed and laid out as a careful connection of many small, **well-matched unit-size** devices
 - ▼ **Guard-ring(s)** common for electrical isolation


- **Result**
 - ▼ Even **one** device may end up with a complex, large geometric layout

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 25


CarnegieMellon

Example of Digital vs Analog Size Disparity

Digital FET



Analog FET




© R.A. Rutenbar 2000 ESSCIRC'2000 Page 26


Carnegie Mellon

Common Device-Level Design Example


■ Consider a resistor which uses a resistive poly layer




Low-precision R,
poly snake resistor



Higher-precision R, poly bars
with all-metal interconnect



High-precision R, add dummy
bars at ends, well and guard ring




Interdigitated pair of
precise-ratio 2:1 resistors

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 27

Carnegie Mellon

Industrial Example: Large Resistor Array



Courtesy Neoliner

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 28

CarnegieMellon

Analog Device IP: Analysis

■ PRO

▼ Easier to get complex devices, device groups, laid out correctly

▼ Easier to get careful precision structures laid out correctly

▼ Insulates users from some of the nastier low-level foundry rules

■ CON

▼ Easy as a concept, hard in practice to build good generators

▼ Like any library (hard or generator), maintenance is an issue

▼ Does not help in sizing the circuit in the first place

▼ Does not remove requirement to place/route these devices into a functioning cell, with its own precision/performance subtleties

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 29

CarnegieMellon

Next, Look at Hard Analog IP

■ Question: how much can you *reuse* complete layouts?

		IP/REUSE		
		hard	firm	soft
DESIGN	device	Libraries of difficult, exotic device layouts	Parametric device layout generators	--
	cell	Libs of generic cell layouts for specific fab	Parametric templates for schematic, layout	Analog ckt synthesis and layout synthesis
	core	Libs of useful block layouts for specific fab	Parametric templates for useful cores	Mixed-signal system synthesis

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 30

Carnegie Mellon

Hard Analog Cell IP

■ **Basic idea**

- ▼ Hard IP (layouts) for common, generic cell functions
- ▼ Performance ranges estimated to target common application areas (eg, audio, video, LAN, IO driver, etc)
- ▼ Available from some foundries; also some 3rd party IP shops who design for standard digital fabs

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 31

Carnegie Mellon

Hard Analog Cell IP: Analysis

■ **PRO**

- ▼ Again, makes it easy to do some simple functions

■ **CON**

- ▼ Unlike digital libraries, **unlikely** that 100% of needed cells available
- ▼ And, cell portfolio may differ significantly from vendor to vendor

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 32

Carnegie Mellon

Hard Analog Core IP (= Mixed-Signal IP)

- Recent commercial idea
 - ▼ Don't focus on basic cells, focus on **bigger mixed-signal cores**
 - ▼ Industry standards **fix** many specs; target big ASIC foundries
 - ▼ Interesting technical (& business) issues here

PLL
A/D, D/A
Filter
Codec
Ethernet IO
Firewire IO,

Hide low-level analog;
basic cells hand-crafted to
exploit foundry process

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 33

Carnegie Mellon

Analog Cores: Design Issues

- Not necessarily all hard (fixed layout) approaches here
 - ▼ Can do modest parameterization on cells--if they **don't** vary much
 - ▼ Can **relax** foundry rules to create "subset" rules that work across several similar processes (e.g., foundry 0.25 μ m); lose some density and performance, gain some reuse
 - ▼ Can design some of the circuits themselves to be **programmable**, eg, a programmable bandgap voltage reference, programmable gain stage etc. Again, trade some density/performance for reuse.
- Of course...
 - ▼ The people who actually **design** these cells still have all the problems of anybody who has to design custom analog
 - ▼ **You** get lucky if you can buy it from them...

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 34

CarnegieMellon

Hard Analog Core IP: Analysis

■ PRO

▼ Good idea--when it works technically, and as a business

▼ Scene evolving quite rapidly here

▼ Lots of common IO interfaces require analog; productivity benefit to be able to buy this functionality

■ CON

▼ Functionality, versatility still limited

▼ **Obtaining** an analog core != **integrating** an analog core; noise, coupling issues still difficult for big mixed signal ICs

▼ No guarantees to be able to find function, speed, power, etc. you need, in the fab process you use today...or tomorrow

▼ If you can't buy it...you still have to design it yourself

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 35

CarnegieMellon

Focus Now on Design & Synthesis

■ OK, suppose you can't just buy the analog cells you need; what can you do to help **design** them faster, better?

		IP/REUSE		
		hard	firm	soft
DESIGN	device	Libraries of difficult, exotic device layouts	Parametric device layout generators	--
	cell	Libs of generic cell layouts for specific fab	Parametric templates for schematic, layout	Analog ckt synthesis and layout synthesis
	core	Libs of useful block layouts for specific fab	Parametric templates for useful cores	Mixed-signal system synthesis

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 36

Carnegie Mellon

Cell-Level Strategies


- **Aside from doing everything manually, are there options?**
- **Template-based design**
 - ▼ If you keep designing the same cells, for similar ranges of performance, try to capture central characteristics as a template
 - ▼ Parameters fill in the template, change resulting design
- **Analog synthesis**
 - ▼ For more general case, specify critical performance constraints (electrical, geometric, etc)
 - ▼ Synthesis tool uses numerical/geometric search to create circuit to match your design goals
- **Actually, these are variants on same technical theme...**

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 37

Carnegie Mellon

Analog Cell Synthesis

- **Basic idea**
 - ▼ **Circuit synthesis:** transform cell spec into sized/biased schematic
 - ▼ **Circuit layout:** transform device-level netlist into laid-out cell



The flowchart illustrates the process of analog cell synthesis. It begins with a yellow box containing performance specifications: Gain 60dB, UGF 111MHz, Phase 60deg, Slew 2V/us, CMRR: 60dB, PSRR: 70dB, THD: 1%, and an ellipsis. A red arrow points from this box to a blue box labeled 'Circuit Synthesis'. From there, a red arrow points to a schematic diagram of a multi-stage op-amp circuit. Another red arrow points from the schematic to a blue box labeled 'Circuit Layout'. Finally, a red arrow points from the layout box to a 3D-like representation of the circuit layout with various colored blocks and connections.

- ▼ Mimics ideas from digital logic/layout synthesis
- ▼ But, focus is transistor-level synthesis
- ▼ A few alternative approaches

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 38

Carnegie Mellon

About Synthesis Strategies

		IP/REUSE		
		hard	firm	soft
DESIGN	device	Libraries of difficult, exotic device layouts	Parametric device layout generators	--
	cell	Libs of generic cell layouts for specific fab	Parametric templates for schematic, layout	Analog ckt synthesis and layout synthesis
	core	Libs of useful block layouts for specific fab	Parametric templates for useful cores	Mixed-signal system synthesis

▼ Central idea is **not** to start from scratch on each new design.

▼ Difference here is **who** does most of the work...

Parametric templates:

Designer has initiative, makes effort

Identifies commonalities among designs

Extracts & encodes in reusable way

More designer effort, less CPU time

Circuit/layout synthesis:

Designer specifies specs, constraints

New discipline: need complete specs

Tools do numerical, geometric search

More CPU time, less designer effort

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 39

Carnegie Mellon

Cell-Level Analog Circuit Synthesis


■ **Basic task**

Gain 60dB
 UGF 111MHz
 Phase 60deg
 Slew 2V/us
 CMRR: 60dB
 PSRR: 70dB
 THD: 1%

→

Circuit Synthesis

→



Design topology

Design sizing/biasing

Center (*maybe*)

■ **Major strategies**

- ▼ Procedural scripting
- ▼ Equation-based search-- flat and hierarchical
- ▼ Symbolic analysis
- ▼ Simulation-based optimization

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 40

Carnegie Mellon

Cell-Level Synthesis: Framework

- Most approaches have this overall structure

- Uses heuristic or numerical search
 - ▼ **Optimization engine:** proposes candidate circuit solutions
 - ▼ **Evaluation engine:** evaluates quality of each candidate
 - ▼ **Cost-based search:** cost metric represents “goodness” of design

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 41

Carnegie Mellon

Synthesis: Procedural Scripting

- **Basic idea**
 - ▼ Capture equations, models, calculations you keep re-solving in sensible, *solvable* order
 - ▼ Write a program--a script--that does it
 - ▼ Analogy: a **spreadsheet**
- **Issues**
 - ▼ OK for simple circuits, if you have good models, require modest parameter changes
 - ▼ Hard (impossible) to write for complex ckts
 - ▼ Can't get good analytical model for all specs
 - ▼ Often problems with accuracy (vs. simulation models), robustness

Examples:

[DeGrauwe, JSSC'87]
[Harvey, TCAD'92]

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 42

Carnegie Mellon

Procedural Scripting: Mirror Example

Function

Fixed Topology

Design Vars: W_1, L_1, W_2, L_2

Device Model: $I_D \approx \frac{\mu_n C_{OX} W}{2L} (V_{GS} - V_T)^2$

$$r_o \approx \frac{L}{I_D \lambda L_{min}}$$

Input Specs: $M \equiv \frac{I_{out}}{I_{in}}, V_{out} \geq V_{o-min}$

$$\frac{\Delta V_{out}}{\Delta I_{out}} \geq r_{o-min}$$

Heuristic Design Script

$$W_1 = \frac{2 I_{in} L_1}{\mu_n C_{OX} V_{o-min}^2}$$

$$L_1 = L_2$$

$$W_2 = M W_1$$

$$L_2 = \lambda I_{out} r_{o-min} L_{min}$$

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 43

Carnegie Mellon

Synthesis: Equation-Based Optimization

Examples:

[Koh, TCAD'90]
[Hershenson, ICCAD'98]

- **Basic idea**
 - ▼ Capture equations, models, etc.
 - ▼ Can't script everything analytically; use numerical search
 - ▼ Styles vary: gradient search, annealing, geometric (convex) programming, ILP, ...
- **Issues**
 - ▼ Supports wider set of design, goals
 - ▼ Writing correct equations still *very* hard, laborious; eqns often fragile, short lifespan
 - ▼ Can't get good analytical model for all specs
 - ▼ Accuracy problems (vs. simulation), numerical starting-point dependency

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 44


Eqn-Based Optimization: Example

■ Example: posynomial-formulation [Hershenson ICCAD98]

▼ If you can render all equations as **posynomials** (like polynomials, but real-valued exponents and only positive terms, eg $3x^2y^{2.3}z^{-2}$), can show resulting problem is convex, has one unique minimum


▼ Geometric programming can solve these to optimality

Example:
opamp
circuit
synthesized,
fabbed in
TSMC
0.35μm
CMOS



	Spec	GP	SPICE	Measured
Power (mW)	≤ 2	2	2	2.1
DC gain (dB)	≥ 70	73	76	71
UGBW (MHz)	Max.	19	19	17
Phase margin (°)	≥ 60	63	65	58
Slew rate (V/μs)	≥ 30	38	33	33
Noise, 1kHz (nV/√Hz)	≤ 400	393	390	-
Area (μm²)	≤ 10k	4.8k	-	-

Optimal trade-off curves



Courtesy Mar Hershenson, Stanford

© R.A. Rutenbar 2000

ESSCIRC'2000 Page 45

Synthesis: Hierarchical Search

Optimization Engine

Numerical & Heuristic Search

Evaluation Engine

Hierarchical Eqns

Examples:

[Harjani DAC'87]

[Gielen, JCTh'95]

■ Basic idea

▼ Equation-based search, but use hierarchical representation of circuit

▼ Even small circuits have components: mirrors, references, gain stages, etc

▼ Build eqns for pieces, assemble into circuit

■ Issues

▼ More easily supports search over circuit topology and circuit sizing at same time

▼ Eases some of the burden of writing eqns-- but still have to get eqns for components

▼ Some “deep” optimizations more difficult when circuit partitioned into pieces



▼ Same accuracy/robustness problems of eqns

© R.A. Rutenbar 2000

ESSCIRC'2000 Page 46

©R.A. Rutenbar, 2000

23




Carnegie Mellon

Symbolic Analysis: Simple Example

■ **Basic idea: prune symbolic form**

▼ Symbolically manipulate determinant of admittance matrix

Toy example



Zout (full) =

$$\frac{2g_{12}g_{m1}g_{m2} + g_1g_2g_{m1} + g_2g_{m2}g_1 + g_2g_{m1}g_{m2} + g_{m2}g_{o1}g_{\pi1} + g_1g_2g_{\pi2} + g_2g_{m2}g_{o1} + g_2g_{m1}g_{o2} + g_1g_{o2}g_{\pi1} + g_2g_{\pi1}g_{\pi2} + g_1g_{o1}g_{\pi1} + g_1g_2g_{o2} + g_1g_2g_{o1} + g_{o2}g_{\pi1}g_{\pi2}g_{o1}g_{\pi2} + g_2g_{o2}g_{\pi1} + g_2g_{o1}g_{\pi2} + g_{o1}g_{o2}g_{\pi1} + g_2g_{o1}g_{o2} + sC_b(g_{m1}g_{m2} + g_1g_{m1} + g_{m1}g_{\pi2} + g_2g_{m1} + g_1g_{\pi1} + g_{m2} + g_{o1} + g_{\pi1}g_{\pi2} + g_1g_{o2} + g_2g_{\pi1} + g_1g_{o1} + g_{o1}g_{\pi2} + g_{o2}g_{\pi2} + g_{o1}g_{\pi1} + g_2g_{o1} + g_2g_{o2} + g_{o1}g_{o2})}{g_{o1}(g_2g_{m2}g_{\pi1} + g_1g_2g_{\pi1} + g_2g_{\pi1}g_{\pi2} + g_1g_{o2}g_{\pi1} + g_1g_2g_{o2} + g_{o2}g_{\pi1}g_{\pi2} + g_2g_{o2}g_{\pi2} + g_2g_{o2}g_{\pi1} + sC_b(g_1g_{\pi1} + g_{\pi1}g_{\pi2} + g_2g_{\pi1}g_1g_{o2} + g_{o2}g_{\pi2} + g_2g_{o2}))}$$

Zout (pruned) =


$$\frac{g_{m1}g_{m2}(g_2 + sC_b)}{g_{o1}g_{\pi1}(g_2g_{m2} + sC_bg_1)}$$

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 49

Carnegie Mellon

Symbolic Analysis: Realistic Example

■ Katholieke Univ. Leuven, ISAAC/SYMBA tool [Gielen JCTh'95]



$$A_{v0} = \frac{g_{m,M2}g_{m,M4}}{g_{m,M1} \left(\frac{-g_{o,M4}g_{o,M5}}{g_{m,M5} + g_{m,M5}} + \frac{G_a + g_{o,M9} + g_{o,Q2}}{R_{o2}} \right)}$$

Courtesy Georges Gielen, KUL © R.A. Rutenbar 2000 ESSCIRC'2000 Page 50

Carnegie Mellon

Bigger Circuit Example

▼ KU Leuven, AMGIE tool,
[Gielen JCTh'95]

	Spec.	unit	Manual	Optimization
Detector capacitance	80	pF	80	80
Peaking Time	1.5	μ s	1.1	1.1
Counting rate	200	kHz	200	294
Noise	< 1000	e ⁻ RMS	1000	905
Gain	20	mV/C	20	21
Output Voltage range	2	V	2	2
Power consumption	< 40	mW	40	7

Charge Sensitive Amplifier Semi-Gaussian pulse shaper

Synthesis

Courtesy Georges Gielen, KUL © R.A. Rutenbar 2000 ESSCIRC'2000 Page 51

Carnegie Mellon

Synthesis: Custom Simulator + Optimizer

Optimization Engine
Numerical Search

Evaluation Engine
Custom Simulator

Examples:
[Medeiro, ICCAD'94]
[Ochotta, TCAD'96]

■ **Basic idea**

- ▼ Build fast, custom simulator **just** for synthesis
- ▼ Simulate **inside** numerical search loop
- ▼ Better accuracy (avoid eqns), more CPU time

■ **Issues**

- ▼ Better accuracy, robustness
- ▼ Usually used with stochastic search, like annealing, to avoid many local minima
- ▼ Building a simulator is very hard
- ▼ Usually lacks features regarded as critical in commercial simulators; may **still** need eqns
- ▼ Requires yet more, different input deck info

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 52

CarnegieMellon

Custom Simulator Example

■ **ASTRX/OBLX** [Ochotta, TCAD96]

Specification	Spec:	OBLX / HSPICE
dc Gain (dB)	maximize	73 / 73
UGF (MHz)	≥50:	50 / 49
Phase Margin (deg)	≥45:	45 / 45
PSRR (Vss)	≥40:	93 / 93
PSRR (Vdd)	≥40:	74 / 74
Slew Rate (V/μs)	≥50:	50 / 25 ←Example of equation misprediction!
Area (X1000 sq. μ)	minimize	3132

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 53

CarnegieMellon

Synthesis: Commercial Sim + Optimizer

Optimization Engine
Numerical Search

Evaluation Engine
Commercial Simulator

Examples:

[Phelps, CICC'99]
[Krasnicki, DAC'99]
[Phelps, DAC'00]
[Phelps TCAD'00]

■ **Basic idea**

- ▼ Designers are busy people--**don't** ask them to do **extra** work to do synthesis
- ▼ Treat the circuit + SPICE deck as the **real IP**
- ▼ Use exact same simulation/verification environment inside numerical optimization
- ▼ Use distributed workstations for CPU cycles

■ **Issues**


- ▼ Best accuracy, robustness
- ▼ Relies on clever, vigorous global search: annealing, genetic, pattern search
- ▼ **No equations.** None. Zero.
- ▼ CPU resource intensive

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 54

Carnegie Mellon


Example: Industrial Cell from TI

- **CMU ANACONDA tool** [Phelps CICC99]



- ▼ **Folded cascode opamp, high-drive output stage**
 - ▼ 33 devs, 2 Rs, 2 Cs; 0.8um CMOS
- ▼ **Difficult goals**
 - ▼ High drive amplifier, 5Ωload
 - ▼ Nominal THD, 0.1%
 - ▼ 1kHz, 2.6V p-p input voltage

Overnight on CPU farm
5 runs shown here
All specs met
All specs fully simulated



Area (1000 sq grids)


© R.A. Rutenbar 2000 ESSCIRC'2000 Page 55

Carnegie Mellon

Larger Synthesis Example: TI ADSL CODEC



- [R. Hester, et al., *IEEE Int'l Solid-State Circuits Conf.*, 1999]
- [R. Phelps, et al., *ACM/IEEE Design Automation Conf*, 2000]



EQF





Equalizer 1.54MHz, corner 0dB gain	Analog Low-Pass Filter 0-25dB/MHz gain, in 5dB/MHz steps	Programmable Gain Amplifier 2.5-11.5 dB gain, in 0.25dB steps	Analog to Digital Converter 4416KHz 14bits	Digital Low-Pass Filter 1.1MHz corner, 0dB gain	Decimation Input fc 4416KHz Output fc 2208KHz
---	---	--	---	--	--

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 56








Carnegie Mellon

Layout: Enhanced Polygon Editing




- **Basic idea**
 - ▼ Pushing polygons is *painful*
 - ▼ Add nicer editing features to your editor
 - ▼ Examples: connectivity-maintenance, device-level layout generators, interactive routing, interactive DRC, etc.
 - ▼ Real example: Cadence VirtuosoXL
- **Issues**
 - ▼ Good, useful stuff (ie, even beyond analog)
 - ▼ Editability enhancements *always* popular in a tool you have to live with for *long* hours
 - ▼ Still, not a *radical* productivity win...still really manual layout here, just nicer

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 63

Carnegie Mellon

Analog Layout: Compaction

- **Basic idea**
 - ▼ Draw the layout loose, use compaction to tighten up
- **Issues**
 - ▼ Analog is not just about density--also about **precision**
 - ▼ Symmetry, align, device internals, etc, **critical**; can't treat as digital



Compacted


Courtesy
Enrico Malavasi,
U.C. Berkeley

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 64

Carnegie Mellon

Analog Layout: Templates

- **Manually capture regularities as procedures for high-use cells**
 - ▼ Can mix device generators, cell generators, compaction ideas, etc.
 - ▼ Still requires significant manual setup & maintenance investment







Courtesy Koen Lampaert, Conexant

© R.A. Rutenbar 2000
ESSCIRC'2000 Page 65

Carnegie Mellon

Analog Layout: Physical Synthesis

- **Basic tasks**


➔

➔

➔


From
sized
schematic

Design
proper
cell footprint

Design
individual
device geometries

Place/route devices,
optimize area,
coupling, etc.

© R.A. Rutenbar 2000
ESSCIRC'2000 Page 66

Carnegie Mellon

Analog-Specific Optimizations: Place/Route

■ Placement symmetric and diffusion merging

No symmetry
No merging

Symmetry
No Merging

Symmetry
Merging

■ Routing: differential symmetric and coupling avoidance

Wiring task with
Obstacle

No symmetry
No crosstalk

Symmetry
No crosstalk

Symmetry
Crosstalk

[Cohn, JSSC91]

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 67

Carnegie Mellon

Analog-Specific Optimizations: Merging

■ Optimal construction of diff-merged FET groups

▼ Example: merging with analog symmetry [Basaran DAC96]

Current-mode multiplier

M123 M122 M125 M114 M121 M113 M112 M111 M115 M124 M116 M126

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 68


©R.A. Rutenbar, 2000


34

CarnegieMellon

Analog-Specific Optimizations: Wells

■ Example: dynamic optimization of wells/latchup during place






Courtesy Neolinear


© R.A. Rutenbar 2000 ESSCIRC'2000 Page 69

CarnegieMellon

University Layout Synthesis Example



KU Leuven LAYLA tool,
[Lampaert, Kluwer99]




Courtesy Georges Gielen, K.U. Leuven

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 70

Carnegie Mellon

Industrial Layout Synthesis Example

Proprietary CMOS comparator auto-layout;
Neolinear NeoCell™ analog layout tool



Courtesy Neolinear


© R.A. Rutenbar 2000
ESSCIRC'2000 Page 71

Carnegie Mellon

Aside: Synthesis as an Enabler for IP


- **Coupled circuit & physical synthesis--promising for analog IP**
 - ▼ Example from Neolinear NeoCircuit™ + NeoCell™ flow.

**39-device diff-amp
auto-synthesized in
0.6um proprietary CMOS**



Area: 108,000 μm^2 Power: 43mW

**Same circuit, now
auto-migrated to
0.35um TSMC CMOS**



Area: 23,000 μm^2 Power: 25mW

Courtesy Neolinear

© R.A. Rutenbar 2000
ESSCIRC'2000 Page 72

Carnegie Mellon

Analog Cell Ckt/Layout Synthesis: Analysis

■ **PRO**

- ▼ Good idea--getting more “real” with very recent work
- ▼ Supports more dynamic libraries, handles flexibility and variability requirements of custom analog in more natural way
- ▼ Removes many problems with hard IP (layout) bound to one fab
- ▼ Trades time/quality: good designs for most common cases; same trade-offs as for ASIC-style design

■ **CON**

- ▼ Very recent, research-oriented tools and flows
- ▼ Until recently only available from universities; in the last 18months, some startup activity

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 73


Carnegie Mellon

Last Point: Different Design Discipline

■ **Synthesis: requires of users more *clarity of intention***

- ▼ Digital folks have already figured this out for cell-based synthesis
- ▼ Analog folks will need to run up the same learning curve
- ▼ CAD tools still can't read designers minds (yet)

Example: constraint capture/editing



© R.A. Rutenbar 2000 ESSCIRC'2000 Page 74

Carnegie Mellon

Wrong...

Just like that,
but better...



© R.A. Rutenbar 2000 ESSCIRC'2000 Page 75

Carnegie Mellon

What's Left to Do: System-Level Design

■ OK, you design/buy/synthesize all your cells...then what?
Chip-level assembly. (...and, problems don't get easier)


		IP/REUSE		
		hard	firm	soft
DESIGN	device	Libraries of difficult, exotic device layouts	Parametric device layout generators	--
	cell	Libs of generic cell layouts for specific fab	Parametric templates for schematic, layout	Analog ckt synthesis and layout synthesis
	core	Libs of useful block layouts for specific fab	Parametric templates for useful cores	Mixed-signal system synthesis

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 76

Carnegie Mellon

“When Bad Things Happen to Good Cells”

- **Noise upsets on delicate/precise analog**
 - ▼ From noisy digital wires nearby
 - ▼ From noisy shared substrate
 - ▼ From noisy power grid
- **Thermal issues**
 - ▼ Large digital blocks switching, or large analog devices: heat
 - ▼ Temperature changes can affect precision analog
- **Solutions**
 - ▼ Segregate (away from digital)
 - ▼ Isolate, shield (from noise)




© R.A. Rutenbar 2000 ESSCIRC'2000 Page 77


Carnegie Mellon

One Assembly Example: IBM Data Channel

- **Digital switching is the source of (almost) all evil for analog**





Measurements from IBM disk data channel;
Substrate noise spec 4mV -- *exceeded*



Courtesy Bob Stanislav/Tim Schmerbeck, IBM

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 78



CarnegieMellon

Select References

- **General Analog CAD Survey**
 - ▼ R. A. Rutenbar, "Analog Design Automation: Where are We? Where are we Going?", Proc. 1993 IEEE Custom Integrated Circuits Conference (CICC), May 1993.
 - ▼ L. Richard Carley, Georges Gielen, Rob A. Rutenbar, Willy Sansen, "Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies," Proc. 1996 ACM/IEEE Design Automation Conference, June 1996.
 - ▼ **Computer Aided Design of Analog and Mixed-Signal ICs**, B. Antao, G. Gielen, R.A. Rutenbar, eds., IEEE Press, to appear late 2000.
 - ▼ G. G.E. Gielen, R.A. Rutenbar, "Computer Aided Design of Analog and Mixed-Signal Integrated Circuits", *Proceedings of the IEEE*, December 2000, to appear.
- **IP Issues**
 - ▼ Steve Ohr, "Analog IP Slow to Start Trading", EETimes, Issue 1053, March 22 1999.
<http://www.eet.com> (Steve Ohr covers analog design/EDA for EETimes)
 - ▼ K.C. Murphy, "A Time for Analog Design", Electronic News Online, August 2 1999.
<http://www.electronicnews.com/enews/BackIssues/BackIssues.asp>
 - ▼ <http://www.vsia.com> -- Virtual Socket Interface Alliance working on specs for interchange of analog IP

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 81

CarnegieMellon

Select References

- **Analog Synthesis**
 - ▼ M.G.R. DeGrauwe et. al, "IDAC: An Interactive Design Tool for Analog CMOS Circuits", *IEEE Journal of Solid-State Circuits*, December 1987.
 - ▼ H.Y. Koh, C.H. Sequin, P.R. Gray, "OPASYN: A Compiler for CMOS Operational Amplifiers", *IEEE Transactions on CAD*, Feb. 1990.
 - ▼ R. Harjani, R.A. Rutenbar and L. Richard Carley, "OASYS: A Framework for Analog Circuit Synthesis", *IEEE Transaction on CAD*, Dec. 1989.
 - ▼ G. Gielen, Walscharts, W. Sansen, "Analog circuit design optimization based on symbolic analysis and simulated annealing", *IEEE JSSC*, June 1990.
 - ▼ J. P. Harvey, M.I. Elmasry and B. Leung, "STAIC: An Interactive Framework for Synthesizing CMOS and BiCMOS Analog Circuits", *IEEE Transaction on CAD*, Nov. 1992.
 - ▼ P.C. Maulik, L.R. Carley and R.A. Rutenbar, "Integer Programming Based Topology Selection of Cell-Level Analog Circuits", *IEEE Transactions on CAD*, April 1995.
 - ▼ B. Antao and A. Brodersen, "ARCHGEN: Automated Synthesis of Analog Systems", *IEEE Transaction on VLSI Systems*, June 1995.
 - ▼ W. Kruiskamp and D. Leenaerts, "DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm", *Proc. 32nd ACM/IEEE DAC*, pp. 433-438, 1995.

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 82

CarnegieMellon

Select References

■ **Analog Synthesis, cont.**

- ▼ F. Medeiro, F. Fernandez, R. Dominguez-Castro, A. Rodriguez-Vazquez, "A Statistical Optimization Based Approach for Automated Sizing of Analog Cells", *Proc. ACM/IEEE ICCAD*, 1994.
- ▼ E.S. Ochotta, R. A. Rutenbar and L.R. Carley, "Synthesis of High-Performance Analog Circuits in ASTRX/OBLX", *IEEE Transactions on CAD*, March 1996.
- ▼ M. Hershenson, S. Boyd, T. Lee, "GPCAD: a Tool for CMOS Op-Amp Synthesis", *Proc. ACM/IEEE ICCAD*, pp. 296-303, 1998
- ▼ M. Krasnicki, R. Phelps, R. Rutenbar, L. R. Carley, "MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells", *Proc ACM/IEEE DAC*, June 1999.
- ▼ R. Phelps, M. Krasnicki, R. Rutenbar, L. R. Carley, J. Hellums, "ANACONDA: Robust Synthesis of Analog Circuits Via Stochastic Pattern Search", *Proc. IEEE CICC*, May 1999.
- ▼ R. Phelps, M. Krasnicki, R. Rutenbar, L. R. Carley, J. Hellums, "A Case Study of Synthesis for Industrial-Scale Analog IP: Redesign of the Equalizer/Filter Frontend for an ADSL CODEC", *Proc. ACM/IEEE Design Auto Conference*, June 2000.
- ▼ R. Phelps, M. Krasnicki, R. Rutenbar, L. R. Carley, J. Hellums, ANACONDA: Simulation-Based Synthesis of Analog Circuits Via Stochastic Pattern Search, *IEEE Trans CAD*, June 2000.
- ▼ T. Mukherjee, L.R. Carley and R.A. Rutenbar, "Efficient Handling of Operating Range and Manufacturing Line Variations in Analog Cell Synthesis," *IEEE Trans CAD*, August 2000.
- ▼ G. Debyser, G. Gielen, "Efficient analog circuit synthesis with simultaneous yield and robustness optimization", *Proceedings IEEE/ACM ICCAD*, pp. 308-311, November 1998.

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 83

CarnegieMellon

Select References

■ **Symbolic Analysis**

- ▼ G. Gielen, H. Walscharts, W. Sansen, "ISAAC: A Symbolic Simulator for Analog Integrated Circuits," *IEEE Journal of Solid-State Circuits*, Vol 24, No. 6, pp. 1587-1597, Dec 1989
- ▼ F. Fernandez, A. Rodriguez-Vazquez, J. Huertas, "Interactive AC Modeling and Characterization of Analog Circuits Via Symbolic Analysis," *Kluwer Journal on Analog Integrated Circuits and Signal Processing*, Vol. 1, pp. 183-208, November 1991.
- ▼ J. Starzyk, A. Konczykowska, "Flowgraph Analysis of Large Electronic Networks," *IEEE Transactions on Circuits and Systems*, Vol. 33, No. 3, pp 302-315, March 1986.
- ▼ B. Li, D. Gu, "SSCNAP: A Program for Symbolic Analysis of Switched Capacitor Circuits," *IEEE Transactions on CAD*, Vol. 11, No. 3, pp. 334-340, March 1992.
- ▼ P. Wambacq, F. Fernandez, G. Gielen, W. Sansen, A. Rodriguez-Vazquez, "Efficient symbolic generation of approximated small-signal characteristics of analog integrated circuits," *IEEE JSSC*, pp 327-330, March 1995.
- ▼ Q. Yu and C. Sechen, "A Unified Approach to the Approximate Symbolic Analysis of Large Analog Integrated Circuits", *IEEE Transactions on Circuits and Systems-I*, vol. 43, pp 656-669, August 1996
- ▼ Q. Yu and C. Sechen, "Efficient Approximation of Symbolic Network Functions Using Matroid Intersection Algorithms," *IEEE Transaction on CAD*, vol. 16, no. 10. pp. 1073-1081, October 1997.
- ▼ C. Shi, X. Tan, "Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams," *Proc. ACM/IEEE ICCAD*, pp. 366-373, 1997.

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 84

Carnegie Mellon

Select References

■ **Analog Layout**

- ▼ J. Rijmenants, J.B. Litsios, T.R. Schwarz, M.G.R. Degrauwe, "ILAC: An Automated Layout Tools for Analog CMOS Circuits," *IEEE JSSC*, Vol. 24, No. 4, pp. 417-425, April 1989.
- ▼ J.M. Cohn, D.J. Garrod, R.A. Rutenbar, L.R. Carley, "KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing," *IEEE JSSC*, Vol. 26, No. 3, March 1991.
- ▼ U. Choudhury, A. Sangiovanni-Vincentelli, "Automatic Generation of Parasitic Constraints for Performance-Constrained Physical Design of Analog Circuits," *IEEE Trans. CAD*, Vol. 12, No. 2, pp. 208-224, February 1993.
- ▼ E. Malavasi, E. Felt, E. Charbon and A. Sangiovanni-Vincentelli, "Automation of IC Layout with Analog Constraints," *IEEE Transactions on CAD*, vol. 15, no. 8, August 1996.
- ▼ K. Lampaert, G. Gielen, W. Sansen, "A Performance-Driven Placement Tool for Analog Integrated Circuits," *IEEE JSSC*, Vol. 30, No. 7, pp. 773-780, July 1995.
- ▼ E. Malavasi, E. Felt, E. Charbon, A. Sangiovanni-Vincentelli, "Symbolic Compaction with Analog Constraints," *Int. J. Circuit Theory and Applic.*, Vol.23, No.4, pp. 433-452, July/Aug. 1995
- ▼ E. Malavasi, D. Pandini, "Optimum CMOS Stack Generation with Analog Constraints," *IEEE Transactions on CAD*, Vol. 14, No. 1, pp. 107-12, Jan. 1995.
- ▼ B. Basaran, R.A. Rutenbar, "An O(n) Algorithm for Optimum CMOS Device Stacking with Analog Constraints," *Proc. ACM/IEEE Design Automation Conference*, June 1996

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 85

Carnegie Mellon

Select References

■ **Analog Layout**

- ▼ Mitra, R.A. Rutenbar, L.R. Carley, D.J. Allstot, "Substrate-Aware Mixed-Signal Macrocell Placement in WRIGHT," *IEEE JSSC*, Vol. 30, No. 3, pp. 269-278, March 1995.
- ▼ S. Mitra, S. Nag, R.A. Rutenbar, and L.R. Carley, "System-Level Routing of Mixed-Signal ASICs in WREN," *Proc. ACM/IEEE ICCAD*, Nov. 1992.
- ▼ B.R. Stanisic, N.K. Verghese, R.A. Rutenbar, L.R. Carley, D. J. Allstot, "Addressing Substrate Coupling in Mixed-Mode ICUs: Simulation and Power Distribution Synthesis," *IEEE JSSC*, Vol. 29, No. 3, Mar. 1994.

© R.A. Rutenbar 2000 ESSCIRC'2000 Page 86