Asymmetry Everywhere
(with Automatic Resource Management)

Onur Mutlu
onur@cmu.edu

Carnegie Mellon
The Setting

- Hardware resources are shared among many threads/apps in a data center (or peta-scale) system
  - Sockets, cores, caches, interconnects, memory, disks, power, lifetime, ...

- Management of these resources is a very difficult task
  - When optimizing parallel/multiprogrammed workloads
  - Threads interact unpredictably/unfairly in shared resources

- Power/energy consumption is arguably the most valuable shared resource
  - Main limiter to efficiency and performance
Shield the Programmer from Shared Resources

- Writing even sequential software is hard enough
  - Optimizing code for a complex shared-resource parallel system will be a nightmare for most programmers

- Programmer should not worry about (hardware) resource management
  - What should be executed where with what resources

- Future computer architectures should be designed to
  - Minimize programmer effort to optimize (parallel) programs
  - Maximize runtime system’s effectiveness in automatic shared resource management
Shared Resource Management: Goals

- Future many-core systems should manage power and performance automatically across threads/apps

- Minimize energy/power consumption
- While satisfying performance/SLA requirements
  - Provide predictability and Quality of Service
- Minimize programmer effort
  - In creating optimized parallel programs

- Asymmetry and configurability in system resources essential to achieve these goals
Asymmetry Enables Customization

- **Symmetric**: One size fits all
  - Energy and performance suboptimal for different phase behaviors
- **Asymmetric**: Enables tradeoffs and customization
  - Processing requirements vary across applications and phases
  - Execute code on best-fit resources (minimal energy, adequate perf.)
Our Position: Asymmetry Everywhere

- Design each hardware resource with asymmetric, (re-)configurable, partitionable components
  - Different power/performance/reliability characteristics
  - To fit different computation/access/communication patterns

<table>
<thead>
<tr>
<th>High-power High perf.</th>
<th>Asymmetric / configurable cores and accelerators</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power/performance optimized for each access pattern</td>
<td>Asymmetric / partitionable memory hierarchies</td>
</tr>
<tr>
<td>Different technologies Power characteristics</td>
<td>Asymmetric / partitionable interconnect</td>
</tr>
<tr>
<td></td>
<td>Asymmetric main memories</td>
</tr>
</tbody>
</table>
Our Position: Asymmetry Everywhere

- Design the runtime system (HW & SW) to automatically choose the best-fit components for each phase
  - Satisfy performance/SLA with minimal energy
  - Dynamically stitch together the “best-fit” chip for each phase

<table>
<thead>
<tr>
<th>High-power</th>
<th>Asymmetric / configurable cores and accelerators</th>
</tr>
</thead>
<tbody>
<tr>
<td>High perf.</td>
<td></td>
</tr>
<tr>
<td>Power/performance optimized for each access pattern</td>
<td>Asymmetric / partitionable memory hierarchies</td>
</tr>
<tr>
<td>Different technologies Power characteristics</td>
<td>Asymmetric / partitionable interconnect</td>
</tr>
<tr>
<td></td>
<td>Asymmetric main memories</td>
</tr>
</tbody>
</table>
Our Position: Asymmetry Everywhere

- **Morph software components** to match asymmetric HW components
  - Multiple versions for different resource characteristics

```
<table>
<thead>
<tr>
<th></th>
<th>Asymmetric / configurable cores and accelerators</th>
</tr>
</thead>
<tbody>
<tr>
<td>High–power</td>
<td></td>
</tr>
<tr>
<td>High perf.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Asymmetric / partitionable memory hierarchies</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power/performance</td>
<td></td>
</tr>
<tr>
<td>optimized for each</td>
<td></td>
</tr>
<tr>
<td>access pattern</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Asymmetric / partitionable interconnect</th>
</tr>
</thead>
<tbody>
<tr>
<td>Different technologies</td>
<td></td>
</tr>
<tr>
<td>Power characteristics</td>
<td></td>
</tr>
</tbody>
</table>

|                     | Asymmetric main memories                        |
```

8
Our Position: Asymmetry Everywhere

- Design each hardware resource with asymmetric, (re-)configurable, partitionable components

- Design the runtime system (HW & SW) to automatically choose the best-fit components for each phase

- Morph software components to match asymmetric HW components
Many Research Questions

- How to design asymmetric components?
  - Fixed, partitionable, reconfigurable components?
  - What types of asymmetry? Access patterns, technologies?

- What monitoring to perform cooperatively in HW/SW?
  - To characterize a phase and match it to best-fit components
  - Automatically discover phase/task requirements

- How to design feedback/control loop between components and runtime system software?

- How to design the runtime to automatically manage resources?
  - Track task behavior, pick “best-fit” components for the entire workload
Summary

- Need to minimize energy while satisfying performance requirements
  - While also minimizing programmer effort

- **Asymmetry** key to energy/performance tradeoffs

- Design systems with many asymmetric/partitionable components
  - Many types of cores, memories, interconnects, ...
  - Partitionable/configurable components, customized accelerators on chip

- Provide all-automatic resource management
  - Impose structure: HW and SW cooperatively map phases to components
  - *Dynamically stitch together the system that best fits the running tasks*

- Programmer does not need to worry about complex resource sharing
Asymmetry Everywhere
(with Automatic Resource Management)

Onur Mutlu
onur@cmu.edu
Exploiting Asymmetry: Simple Examples

- Execute critical/serial sections on high-power, high-performance cores/resources
  - Programmer can write less optimized, but more likely correct programs
## Exploiting Asymmetry: Simple Examples

<table>
<thead>
<tr>
<th>High–power High perf.</th>
<th>Asymmetric / configurable cores and accelerators</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power/performance optimized for each access pattern</td>
<td>Asymmetric / partitionable memory hierarchies</td>
</tr>
<tr>
<td>Different technologies Power characteristics</td>
<td>Asymmetric / partitionable interconnect</td>
</tr>
<tr>
<td>Asymmetric main memories</td>
<td></td>
</tr>
</tbody>
</table>

- Execute streaming “memory phases” on streaming-optimized cores and memory hierarchies
  - More efficient and higher performance than general purpose hierarchy
### Exploiting Asymmetry: Simple Examples

<table>
<thead>
<tr>
<th>High-power</th>
<th>Asymmetric / configurable cores and accelerators</th>
</tr>
</thead>
<tbody>
<tr>
<td>High perf.</td>
<td>Asymmetric / partitionable memory hierarchies</td>
</tr>
<tr>
<td>Power/performance</td>
<td>Asymmetric / partitionable interconnect</td>
</tr>
<tr>
<td>optimized for each access pattern</td>
<td>Asymmetric main memories</td>
</tr>
<tr>
<td>Different technologies</td>
<td>Power characteristics</td>
</tr>
</tbody>
</table>

- Partition memory controller and on-chip network bandwidth asymmetrically among threads
  - Higher performance and energy-efficiency than symmetric/free-for-all
Possible Promising Directions

- Flexible core and shared resource designs

- Hardware/software cooperation
  - Need to optimize the entire stack (hardware + system software)

- Use of learning
  - Complex tasks, continuous dynamic optimization
  - Collective across time and space (entire system)

- Collaboration
  - Academia/industry
  - Across architecture, distributed systems, networking, theory, ML