Precision GPS for Agriculture

- Regular GPS has an accuracy of perhaps 20 meters
  - Works well if you can “snap” your position to the nearest road
  - Not good enough for precision agriculture
    - Want to be within an inch

- Precision GPS uses augmentation
  - Ground stations monitor received GPS signals and broadcast correction
  - WAAS only gives 1 meter accuracy
  - Private correction service can give 1 inch position accuracy
  - Subscription service (how do you charge?)

- Precision navigation saves money
  - Minimal overlap between passes
  - Adaptive fertilizer, pesticide, irrigation
  - Tractor auto-pilot for poor evening operation and to reduce operator fatigue

Where Are We Now?

◆ Where we’ve been:
  • Lectures on software techniques

◆ Where we’re going today:
  • Memory bus (back to hardware for a lecture)

◆ Where we’re going next:
  • Economics / general optimization
  • Debug & Test
  • Serial ports

  • Exam #1
    – Scope of coverage is indicated on course web page
Preview

◆ Memory types
  • Different types of memory and general characteristics (RAM, PROM, …)
  • Interfacing to memory (rows vs. columns)

◆ CPU memory bus
  • Connects CPU to memory
  • Connects CPU to I/O
  • DMA – direct memory access
  • Practicalities (fanout, etc.)

◆ Quick review of memory protection (15-213 material)
Reminder – the memory bus on a microcontroller

- Used to transfer data to and from processor
  - Various types of memory
  - I/O data as well
  - Carries: address, data and control signals

“Memory” Bus also does I/O

Figure 1.1
The basic components of a computer system include processor, memory, and I/O.

[Valvano]
Various Types of Memory

- RAM = Random Access Memory
- ROM = Read Only Memory

**FIGURE 1** Common memory types in embedded systems

- RAM
  - DRAM
  - SRAM
  - NVRAM

- Hybrid
  - Flash
  - EEPROM

- ROM
  - EPROM
  - PROM
  - Masked

[Barr01]
### TABLE 1  Memory type characteristics

<table>
<thead>
<tr>
<th>Type</th>
<th>Volatile?</th>
<th>Writeable?</th>
<th>Erase Size</th>
<th>Erase Cycles</th>
<th>Cost/byte</th>
<th>Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRAM</td>
<td>Yes</td>
<td>Yes</td>
<td>Byte</td>
<td>Unlimited</td>
<td>* Expensive</td>
<td>Fast</td>
</tr>
<tr>
<td>DRAM</td>
<td>Yes</td>
<td>Yes</td>
<td>Byte</td>
<td>Unlimited</td>
<td>Moderate</td>
<td>Modrate</td>
</tr>
<tr>
<td>Masked ROM</td>
<td>No</td>
<td>No</td>
<td>n/a</td>
<td>n/a</td>
<td>Inexpensive</td>
<td>Fast</td>
</tr>
<tr>
<td>PROM</td>
<td>No</td>
<td>Yes</td>
<td>Once, with a programmer</td>
<td>n/a</td>
<td>Moderate</td>
<td>Fast</td>
</tr>
<tr>
<td>EPROM</td>
<td>No</td>
<td>Yes, with a programmer</td>
<td>Entire chip</td>
<td>Limited (see specs)</td>
<td>Moderate</td>
<td>Fast</td>
</tr>
<tr>
<td>EEPROM</td>
<td>No</td>
<td>Yes</td>
<td>Byte</td>
<td>Limited (see specs)</td>
<td>* Expensive</td>
<td>Fast to read, slow to write</td>
</tr>
<tr>
<td>Flash</td>
<td>No</td>
<td>Yes</td>
<td>Sector</td>
<td>Limited (see specs)</td>
<td>Moderate</td>
<td>Fast to read, slow to write</td>
</tr>
<tr>
<td>NVRAM</td>
<td>No</td>
<td>Yes</td>
<td>Byte</td>
<td>Unlimited</td>
<td>* Expensive</td>
<td>Fast</td>
</tr>
</tbody>
</table>

[Barr01]
Memory Array Geometry

- 2-D array composed of identical memory cells
  - Address decoder selects one row
  - Sense amps detect and amplify memory cell value
  - Word select takes a subset of columns that have the byte/word of interest (mux = multiplexor)

- Memory cell construction varies
  - Speed vs. density
  - Volatile vs. non-volatile
SRAM – Static RAM

- Uses “6T” cell design to reduce power consumption -- static CMOS
  - Used for on-chip RAM and small off-chip RAMs
  - Uses same process technology as CPU logic
  - Faster, less dense, more expensive than DRAM

**IBM’s 6-Transistor Memory Cell**
DRAM Cells

- DRAM optimized for small size, not speed
  - Uses different process technology than SRAMs or CPUs
    - Integrated DRAM + CPU chips can be inefficient to create – more process steps

Figure 1: IBM Trench Capacitor Memory Cell

Column Address Bit Line
Row Address Word Line
Transfer Node
Strap
N-well
P- Substrate
Trench Capacitor

Note: Not to Scale
Basics of DRAM Cells [18-240]

◆ The DRAM cell
  - Dynamic memory — the memory element is not active
  - Even with power on, the memory will … eventually … forget

◆ Memory mechanism is a capacitor
  - Charge is stored in it to represent a logic 1
  - No charge represents a logic 0

  - When you read it, you drain the capacitor — must rewrite it

  - Real life hits! The capacitor has a leak — the logic 1 eventually decays to a logic 0
The charge exponentially decays
- The capacitor must be refreshed (recharged), typically every 4 milliseconds
- Every bit of the memory must be refreshed!
- Typically one memory array row is refreshed at a time
DRAM Internal Organization

FUNCTIONAL BLOCK DIAGRAM
MT4LC16M4A7 (13 row addresses)
Multiplexed Addresses [18-240]

**SRAM chips have a pin for every address line**
- Gives fast access, which is what SRAM is all about
- For example, 64K bit x 1 chip has 16 address lines
- For example, 256K bit x 8 (2 Mbit chip) has 18 address pins; 8 data pins

**DRAMs split the address in half (multiplex high and low bits)**
- The top 8 bits were the row address
- Then bottom 8 bits selected one column (the column address)
- This organization reduces the DRAM pin count – same pins for both Row & Col
  - 8 address bits can be sent at a time, in sequence
  - Only 8 pins and two strobe signals
  - vs. 16 pins and a strobe signal
- Also ties in with the internal memory organization
A 64K-bit DRAM Example  [18-240]

- **Aspect ratio of chip**
  - Needs to be closer to square — here 256x256
  - Thus rows contain more than one “word”

- **External**
  - One bit in/out (“word”)
  - 16-bit address

- **Internal storage**
  - Top eight bits of address select the word
  - 256:1 mux (bottom 8 bits of address) selects bit to read/write
  - 256 bits refreshed at a time

A “word” is how many bits go in/out in at a time (1 here)
A 64K-bit DRAM — Read [18-240]

Read access

- 8-bit row address register
- Row decoder
- 256 x 256 array
- 256:1 mux
- 256 bits
- 1 bit out
- Dout
- Din

- 16-bit address
- [15:8]
- [7:0]

Select

Data (inout)

One of 256 rows selected

The read is destructive — it drains the capacitor.

The 256 bits are later written back into the memory to refresh it
## Timing Diagram Notation

**Figure 9.18**  
Nomenclature for drawing timing diagrams.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image1" alt="Symbol" /></td>
<td>The input must be valid</td>
<td>The output will be valid</td>
</tr>
<tr>
<td><img src="image2" alt="Symbol" /></td>
<td>If the input were to fall</td>
<td>Then the output will fall</td>
</tr>
<tr>
<td><img src="image3" alt="Symbol" /></td>
<td>If the input were to rise</td>
<td>Then the output will rise</td>
</tr>
<tr>
<td><img src="image4" alt="Symbol" /></td>
<td>Don't care, it will work regardless</td>
<td>Don't know, the output value is indeterminate</td>
</tr>
<tr>
<td><img src="image5" alt="Symbol" /></td>
<td>Nonsense</td>
<td>High impedance, tristate, HiZ, Not driven, floating</td>
</tr>
</tbody>
</table>

[18-240]
DRAM Read Cycle

READ CYCLE

- **RAS##**: $V_{IH}$, $V_{IL}$
- **CAS##**: $V_{IH}$, $V_{IL}$
- **ADDR##**: $V_{IH}$, $V_{IL}$
- **WE##**: $V_{IH}$, $V_{IL}$
- **DQ**: $V_{IOH}$, $V_{IOL}$
- **OE##**: $V_{IH}$, $V_{IL}$

**Timeline Parameters**:
- $t_{CRP}$
- $t_{RAS}$
- $t_{RCD}$
- $t_{CAS}$
- $t_{RCH}$
- $t_{OFF}$
- **VALID D**
DRAM Read Cycle [18-240]

- Sequence of events for reading a memory
  - Note – it is pretty complex
  - Usually “small” embedded systems avoid DRAM to keep things simple

Address

ras_l

cas_l

Dout

Load row-address register (latch), read selected row and store in row latch.

Load column-address register (latch), output-enable Dout.

Store row latch into selected row (like a refresh)

Output disable dout

we_l not asserted

ras_l, row address strobe
Fast Page Mode

(Micron MT4LC16M4A7)
A 64K-bit DRAM — Write  [18-240]

- **Write access**
  
  - First read 256 bits into latches (like previous read)
  
  - Change single bit in latches

- **Write 256 bits back into array**
DRAM Write Cycle  [18-240]

Address

ras_l  
we_l  
Din  
cas_l  

Load row-address register, read selected row and store in row latch

Load column-address register, merge Din into selected column of column latches.

Store row latches into selected row

Lots of details not shown!
A 64K-bit DRAM — Refresh  [18-240]

- **Write access**
  - First read 256 bits into latches
  - Write 256 bits back into array
  - Then do next word

Sometimes this is done by a controller on the chip, sometimes by an off-chip one.
Refresh Cycle  [18-240]

- Each 4 ms, every word must be refreshed
  - Every ~15 μsec a 256-bit word is refreshed (4ms/256)
  - There is an on-chip controller to do this — it generates the row address and ras_l

- **Notes**
  - More happens in this memory than is easily accountable for with two edges (load register, load latches, write memory)!

Lots of details not shown!
Non-Volatile RAM Technologies

- Sometimes memory has to survive a power outage
  - On desktop machines this is (mostly) done by hard disk
  - Many embedded systems don’t have magnetic storage (cost, reliability, size)

- Battery backed SRAM (fairly rare now that EEPROM is cheap)
  - Mold a battery right into the SRAM plastic chip case
  - Just as fast & versatile as SRAM
  - Typically retains data for 4-7 years (usually limited by battery shelf life)
  - Cost includes both SRAM and a dedicated battery

- FRAM
  - Relatively new technology – in the marketplace, but not mainstream (yet)
  - Ferroelectric RAM
  - Unlimited read/write cycles
  - Intended as non-volatile drop-in replacement for SRAM (still expen$ive)
ROM – Read Only Memory

◆ Masked ROM – pattern of bits built permanently into silicon
  • Historically the most dense (least expensive) NV memory
  • BUT – need to change masks to change memory pattern ($$$$, lead time)
  • Every change means building completely new chips!
    – It also means throw the old chips away … they can’t be changed

◆ Masked ROM seldom used in low-end embedded systems
  • Too expensive to make new chips every time a change is needed
  • Takes too long (multiple weeks) to get the new chips

◆ Corollary: many high volume embedded systems don’t use ASICs!
  (Application-Specific ICs and semi-custom chips)
  • Design tools are too expensive and have too steep a learning curve
  • Changes come frequently, obsoleting inventory
  • ASICs usually only worthwhile for high-end embedded systems
    ($50 to $100 chips might be sensible ASICs – not $1 to $10 chips!)
PROM Types

◆ PROM: Programmable Read-Only Memory
  • Generic term for non-volatile memory that can be modified

◆ OTPROM – “One Time” PROM
  • Can only be programmed a single time (think “blowing fuses” to set bit values)
  • Holds data values indefinitely

◆ EPROM – “Eraseable” PROM
  • Entire chip erased at once using UV light through a window on chip
  • Mostly obsolete and replaced by flash memory

◆ EEPROM – “Electrically Eraseable” PROM
  • Erasure can be accomplished in-circuit under software control
  • Same general operation as flash memory EXCEPT…
  • …EEPROM can be erased/rewritten a byte at a time
    – Often have both flash (for bulk storage) and EEPROM (for byte-accessible writes) in same system

◆ For all PROMS, ask about data retention
  • Bits “rot” over time, 10 years for older technology; 100 years for newer technology
  • 10 year product life is often too short for embedded systems!
  • Also ask about wearout for values that are updated frequently
Flash Memory Operation

- Flash memory (and EEPROM, etc.) hold data on a floating transistor gate
  - Gate voltage turns transistor on or off for reading data
    - Usually, erasure results in all “1” values
  - **Erase/program cycles wear out the gate**
    - E.g., max 100K cycles for NOR flash
    - E.g., max 1M cycles for NAND flash
  - Data retention can be 100 years+
  - Cheaper than EEPROM; not byte modifiable
Don’t Update EEPROM Every Minute!

- **1M cycle EEPROM can only be updated every 5-10 minutes**
  - Assuming 5-10 year product life
Flash Memory Update & Integrity

◆ Flash memory can be used as a “solid state hard drive”
  • Supports erase/reprogram of blocks of memory (not bytes as with EEPROM)
  • Technology used in USB “thumb drives” and solid state MP3 players
  • Hardware supports wear leveling and sector remapping to mitigate write hot-spots

◆ Flash/EEPROM update is complex
  • Requires significant time and repeated operations to set good bit values
  • Writing both flash and EEPROM is slow

◆ Common flash problem – “weak writes”
  • What happens if machine crashes during flash update?
  • Gate can be at a marginal voltage → unreliable data values
  • Usual solution: keep flag elsewhere in flash indicating write in progress
    – “System has started a flash update”
    – “System has completed a flash update”
    – If reboot finds “started” flag set, you know a weak write took place
  • Some flash-based file systems to have vulnerabilities in this area
    – Sometimes even the ones that say they are protected against power outages
    – If you use one, try about 100 power cycle tests to see if it suffers corruption
How Does Memory Connect To CPU?

- Processor bus (“memory bus”) connects CPU to memory and I/O
  - Data lines – actually transfers data
  - Address lines – feed memory address and I/O port number
  - Control lines – provides timing and control signals to direct transfers
  - Sometimes these lines are shared to reduce hardware costs

---

Figure 1.2
A memory read cycle copies data from RAM, ROM, or an input device into the processor.

[Valvano]
Bus Transactions

- Bus serves multiple purposes
  - Memory read and write
  - I/O read and write
  - Bulk data transfers (DMA – discussed later in lecture)

Figure 1.3
A memory write cycle copies data from the processor into RAM or an output device.

[Valvano]
Address Decoding

- Every device on bus must recognize its own address
  - Must decide which of multiple memory chips to activate
  - Each I/O port must decide if it is being addressed
  - High bits of addressed decoded to “select” device; low bits used within device

- “Memory Mapped” I/O
  - I/O devices and memory share same address space (e.g., Freescale)
  - Alternative: separate memory and I/O control lines (e.g., Intel)
  - What address does this decode?

![Diagram](image-url)
Read And Write Timing

- Usually two edges involved
  - One edge means “address valid now” – starts memory cycle
  - Second edge means “read or write data valid now” – ends memory cycle

[Valvano]

Figure 9.24
Synchronized bus timing.

Read data is valid here

Write data must be valid here
Figure 9.40
Simplified bus timing for the MC9S12C32 in expanded mode.
Typical Bus Lines

◆ Clock
  • System clock so other devices don’t have to have their own oscillators
  • Drives bus timing for synchronous transfers

◆ Address & Data
  • Used for memory R/W, I/O, and DMA
  • Sometimes multiplexed, sometimes separate
  • Sometimes address is multiplexed (high/low) to make DRAM interface simpler

◆ Control signals
  • Read/write – which way is data moving?
  • Memory vs. I/O – if they are separate address spaces (Intel, not Freescale)
  • Byte vs. word – is it a whole word, or just a byte?
  • Device controls – interrupt request/grant; DMA request/grant; etc.
For block memory transfers, can we keep data from the CPU bottleneck?

- In software, each byte read requires Device \(\Rightarrow\) CPU; CPU \(\Rightarrow\) Memory
- Instead, directly transfer data from I/O device to memory (and reverse too)
- Requires separate DMA controller hardware to perform transfer

**Figure 1.4**
A DMA read cycle copies data from RAM, ROM, or an input device into an output device.

[Valvano]
CPU sets up DMA controller and I/O device before starting DMA

Where does the I/O address come from?
- For a CPU read from I/O device it would be the address on the bus
- But here, the address is the memory address
DMA Write Operation

- DMA Controller signals CPU when DMA is done
  - CPU keeps executing programs in parallel with DMA (they alternate bus access)
- Does the memory “know” if it is doing DMA or CPU-directed accesses?
  - Does the I/O device “know” if it is doing DMA or CPU-directed accesses?
# Case Study: Original PC ISA Bus Pinout (PC-104)

<table>
<thead>
<tr>
<th>“CHIP” SIDE</th>
<th>“SOLDER” SIDE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1: IOCHK#</td>
<td>B1: GND</td>
</tr>
<tr>
<td>A2: SD7</td>
<td>B2: RESETDRV#</td>
</tr>
<tr>
<td>A3: SD6</td>
<td>B3: +5V</td>
</tr>
<tr>
<td>A4: SD5</td>
<td>B4: IRQ2</td>
</tr>
<tr>
<td>A5: SD4</td>
<td>B5: -5V</td>
</tr>
<tr>
<td>A6: SD3</td>
<td>B6: DRQ2</td>
</tr>
<tr>
<td>A7: SD2</td>
<td>B7: -12V</td>
</tr>
<tr>
<td>A8: SD1</td>
<td>B8: (unused)</td>
</tr>
<tr>
<td>A9: SD0</td>
<td>B9: +12V</td>
</tr>
<tr>
<td>A10: IOCHRDY</td>
<td>B10: GND</td>
</tr>
<tr>
<td>A11: AEN</td>
<td>B11: SMEMW#</td>
</tr>
<tr>
<td>A12: SA19</td>
<td>B12: SMEMR#</td>
</tr>
<tr>
<td>A13: SA18</td>
<td>B13: IOW#</td>
</tr>
<tr>
<td>A14: SA17</td>
<td>B14: IOR#</td>
</tr>
<tr>
<td>A15: SA16</td>
<td>B15: DACK3#</td>
</tr>
<tr>
<td>A16: SA15</td>
<td>B16: DRQ3</td>
</tr>
<tr>
<td>A17: SA14</td>
<td>B17: DACK1#</td>
</tr>
<tr>
<td>A18: SA13</td>
<td>B18: DRQ1</td>
</tr>
<tr>
<td>A19: SA12</td>
<td>B19: REFRESH#=DACK0#</td>
</tr>
<tr>
<td>A20: SA11</td>
<td>B20: BCLK (4.77 MHz)</td>
</tr>
<tr>
<td>A21: SA10</td>
<td>B21: IRQ7</td>
</tr>
<tr>
<td>A22: SA9</td>
<td>B22: IRQ6</td>
</tr>
<tr>
<td>A23: SA8</td>
<td>B23: IRQ5</td>
</tr>
<tr>
<td>A24: SA7</td>
<td>B24: IRQ4</td>
</tr>
<tr>
<td>A25: SA6</td>
<td>B25: IRQ3</td>
</tr>
<tr>
<td>A26: SA5</td>
<td>B26: DACK2#</td>
</tr>
<tr>
<td>A27: SA4</td>
<td>B27: TC</td>
</tr>
<tr>
<td>A28: SA3</td>
<td>B28: BALE</td>
</tr>
<tr>
<td>A29: SA2</td>
<td>B29: +5</td>
</tr>
<tr>
<td>A30: SA1</td>
<td>B30: OSC (14.3 MHz)</td>
</tr>
<tr>
<td>A31: SA0</td>
<td>B31: GND</td>
</tr>
</tbody>
</table>

(Eggebrecht Figure 8-1)
ISA (PC/104) I/O Bus Read Operation

- Still used in embedded systems as the PC-104 bus standard
- Read from port
  - Note: Intel chips have separate I/O and Memory control lines (shared A & D)

(Eggebrecht Figure 6-3)
ISA (PC/104) Direct Memory Access (DMA) Operation

- **Separate DMA controller**
  - Counter to track number of words remaining
  - “Cycle steals” bus bandwidth, transparent to programs

- **Data moves from memory to I/O**
  - I/O card asserts DRQx
  - I/O eventually receives DACKx from DMA controller
  - DMA controller asserts MEMR and IOW to accomplish a concurrent memory read and I/O write operation

(Eggbrecht Figure 6-5)
Practicalities – Fanout

- Sometimes a CPU has to drive many loads on a bus
  - Multiple banks of memory
  - Multiple I/O devices

- Fanout = number of loads being driven
  - By address bus
  - By data bus
  - By control lines
  - Limited by drive current $I_{OH}$ and $I_{OL}$ (chip I/O speed rated at limited current)
  - Common limit for fanout is 5-10 loads

- If fanout limit is exceeded need a buffer
  - Especially common for address lines on memory wider than 8 bits
  - For example, 74LS245 is a bidirectional data buffer; 74LS244 is a unidirectional buffer
  - Buffer adds delay; slows down maximum system speed; increases fanout limit
  - Usually need to buffer DRAM memory address lines
    - Address lines drive *all* the chips (e.g., drives 8 chips for 4 chips x 32 bits x 2 banks)
    - Data lines only drive one chip in each bank (e.g., drives 2 chips for 2 banks)
What happens if address decoding has a hardware bug?

- One device might drive a bit to high
- One device might drive that same bit to low
- Is that OK?
Practicalities – Noise And Termination

◆ Real Hardware buses act as a transmission line
  • Signals take non-zero time to propagate
  • Signal waves reflect, superimpose, interfere, etc.
  • Noise issues are dominated by edge steepness – not just MHz!
    – Spectral components of edge are the culprit, not transitions per second

◆ Termination is used in physically large or complex buses
  • Put terminating resistors at one (or better, both) ends of bus lines
  • Especially if cabling or mechanical connectors are involved

[Ethirajan98]
Memory Address Space Extension

How does a 16-bit CPU address more than 64KB?

- Ever wonder how a 16-bit CPU can have 128KB of memory?
- To do this, need to change “memory model”

Page register

- A register that holds top 8 or 16 bits of memory address
- Memory address pre-pended with page register value
- Might have “long” instructions that take full size memory address
- Might have multiple page registers to allow copying between pages

- If you have a problem with load and store instructions not working, check that you have the right memory model – we’re using the “tiny” memory model which ignores page register

Segment registers (e.g., 808x – original IBM PC CPU)

- A 24-bit or 32-bit base register that is added to each memory address
- Flexible, but hardware addition adds latency to memory path
- Might have multiple segment registers (e.g., program, stack, data)

Virtual memory …. (coming right up)
### Course CPU Uses A Page Register

**Version 5 uses “far” addresses for subroutine calls**
- Uses **CALL** instructions instead of JSR/BSR
- Uses **RTC** instead of RTS

**PPG = Program Page register**
- 8 bit register that holds the top 8 bits of program address
- Programs operate in a 64 K-byte fixed address space for programs
- Switch between pages using CALL and RTC
- CALL pushes PPG onto stack; RTC pulls PPG from stack

| CALL opr16a, page | (SP) – 2 ⇒ SP; RTN_H;RTN_L ⇒ M_{SP};M_{SP+1} | EXT  | 4A, hh, ll, pg |
| CALL oprx0_xysp, page | (SP) – 1 ⇒ SP; (PPG) ⇒ M_{SP}; | IDX  | 4B, xb, pg |
| CALL oprx9_xysp, page | pg ⇒ PPAGE register; Program address ⇒ PC | IDX1 | 4B, xb, ff, pg |
| CALL oprx16_xysp, page | Call subroutine in extended memory | IDX2 | 4B, xb, ee, ff, pg |
| CALL [D,xysp] | (Program may be located on another expansion memory page.) | [IDX2] | 4B, xb |
| CALL [oprx16, xysp] | Indirect modes get program address and new pg value based on pointer. |  | 4B, xb, ee, ff |

| RTC | (M_{SP}) ⇒ PPAGE; (SP) + 1 ⇒ SP; (M_{SP};M_{SP+1}) ⇒ PC_H;PC_L; (SP) + 2 ⇒ SP | INH  | 0A |
| | Return from Call |  | [Freescale] |
Virtual Memory (Remember This?)

- Two-level page table example showing address 0x12345678

0x12345678

0x048 0x345 0x678

 WHICH PAGE TABLE?

Table entry #048 = Page Table Start + 0x120

 WHICH PAGE?

Address 0x0541D14

Address 0x0541000

0512000 swapped
0541000 swapped
0065000 swapped

 WHICH BYTE?

Address 0x0732000

Address 0x0732000

0523000 swapped
0732000 swapped
0073000 swapped

Address 0x0732678

PHYSICAL MEMORY PAGE (4 KB)

PAGE TABLE (1K ENTRIES @ 4 BYTES = 4 KB)

PAGE DIRECTORY (1K ENTRIES @ 4 BYTES = 4 KB)
Memory Protection

◆ Many small CPUs have unlimited access to memory
  • Any task can corrupt RAM
  • Fortunately, a wild pointer can’t corrupt Flash memory
    – Flash requires a complex procedure to modify

◆ Virtual memory provides excellent memory protection
  • Each task has its own distinct memory space starting at address 0
  • Only the OS can access other tasks’ memory spaces
  • Can enable sharing on a page by page basis

◆ Virtual memory hardware “lite” = MMU
  • Memory Management Unit
  • Big MMU might provide hardware support for virtual memory
  • But, a “small” MMU might just protect memory from other tasks
    – Usually a per-task base register that is added to memory addresses

◆ What if you don’t have an MMU?
  • Good practice is at least putting error code information of blocks of RAM values
  • If a wild pointer changes values, the error code has a chance to detect it
Lab Skills

- Built a memory bus interface
  - The module we use doesn’t have the real memory bus pinned out to proto-board
  - So we created software to emulate a simple memory bus for you
Review

◆ Memory types
  • Different types of memory and general characteristics
    – Should know names, general construction, characteristics of each
    – General idea behind NV memory (flash operation/EEPROM use)
  • Interfacing to memory (rows vs. columns)
    – Should know, e.g., what “RAS” and “CAS” do on DRAMs at level presented
    – Should understand how “read,” “write,” and “refresh” signals work

◆ CPU memory bus
  • General signals on a bus and what they are for
  • How to read a timing diagram
  • General bus operations – read, write, DMA, I/O
  • General practicalities (fanout, conflicts, noise, termination)
  • Memory address space protection

◆ BUT we *don’t* expect you to memorize or do these things:
  • Memorize timing numbers on specific buses
  • Draw bus timing diagrams or recall bus signal names from memory
  • Draw or interpret what each individual transistor does in a memory cell