

Lecture #3

Microcontroller Instruction Set

18-348 Embedded System Engineering

Philip Koopman

Wednesday, 20-Jan-2015



Electrical & Computer
ENGINEERING

© Copyright 2006-2015, Philip Koopman, All Rights Reserved

**Carnegie
Mellon**

April 2013: Traffic Light Heaven in L.A.

Los Angeles syncs up all 4,500 of its traffic lights



Los Angeles is the first city in the world to synchronize all of its traffic lights, hoping to unclog its massive roadway congestion.

It has taken 30 years and \$400 million, but Los Angeles has finally synchronized its traffic lights in an effort to reduce traffic congestion, becoming the first city in the world to do so.

Mayor Antonio R. Villaraigosa said with the 4,500 lights now in sync, commuters will save 2.8 minutes driving five miles in Los Angeles, [The New York Times reported](#). Villaraigosa also said that the average speed would rise more than two miles per hour on city streets and that carbon emissions would be greatly reduced as drivers spend less time starting and stopping. According to [CBS News](#), less idling will mean a 1-ton reduction in carbon emissions every year.



Wk #	Week of:	Mon (Sec E)	Tue (Sec A)	Wed (Sec B)	Thu (Sec C)	Fri (Sec D)	Lab Report Due Wednesday	Prelab Due Friday	Fri. Recitation Discusses Labs
1	11-Jan 2016	No Lab	No Lab	Open Lab	Open Lab	Open Lab	None	1	1, 2
2	18-Jan	MLK Day	1	1	1	1	None	2	2, 3
3	25-Jan	1	2	2	2	2	1	3	3, 4
4	1-Feb	2	3	3	3	3	2	4	4, 5
5	8-Feb	3	4	4	4	4	3	5	5, 6
6	15-Feb	4	5	5	5	5	4	6	6, 7
7	22-Feb	5	Open Lab	Open Lab	Open Lab	6	None	None	7, 8
8	29-Feb	6	6	6	6	BREAK	5	7 Due Thursday	No Recitation
--	7-Mar	SPRING	BREAK	SPRING	BREAK	BREAK	None	None	No Recitation
9	14-Mar	Open Lab	Open Lab	7	7	7	6	8	8, 9
10	21-Mar	7	7	8	8	8	7	9	9, 10
11	28-Mar	8	8	9	9	9	8	10	10, 11
12	4-Apr	9	9	10	10	10	9	11	11
13	11-Apr	10	10	Open Lab	Carnival	Carnival	None	None	No Recitation
14	18-Apr	Open Lab	10	None	Optional/In-Lab				
15	25-Apr	Open Lab	None	None	Optional/In-Lab				
16	2-May Finals	TBD	TBD	TBD	TBD	TBD	11 Due (Thursday)	None	No Recitation

(*See blackboard for Lab 11 prelab demo & writeup information)

Where Are We Now?

◆ Where we've been:

- Embedded Hardware

◆ Where we're going today:

- Instruction set & Assembly Language

◆ Where we're going next:

- More assembly language
- Engineering process
- Embedded C
- Coding tricks, bit hacking, extended-precision math

Preview

◆ Programmer-visible architecture

- Registers
- Addressing modes

◆ Branching

- Types of branches
- How condition codes are set

◆ Assembly/Disassembly

- Review of how instructions are encoded

◆ Timing

- How long does an instruction take to execute? (simple version)

Where Does Assembly Language Fit?

◆ Source code


- High level language (C; Java)
- Variables and equations
- One-to-many mapping with assembly language

◆ Assembly language

- Different for each CPU architecture
- Registers and operations
- Usually one-to-one mapping to machine language

◆ Machine language

- Hex/binary bits
- Hardware interprets to execute program




A = B + C ;

```
LOAD R1, B
LOAD R2, C
ADD R3, R1, R2
STORE R3, A
```

```
0x EA474231
0x B7328A92
0x ****
```

Assembler To ROM Process

Figure 2.1
Assembly language development process.




[Valvano]

RISC Instruction Set Overview

- ◆ Typically simple encoding format to make hardware simpler/faster
- ◆ Classical Example: MIPS R2000

- $R7 \leq R27 + 0x1234$



CISC Instruction Set Overview

- ◆ **Complex encoding for small programs**
- ◆ **Classical Example: VAX; Intel 8088**
 - REP MOVSB (8088 String move)
 - Up to 64K bytes moved; source in SI reg; dest in DI reg; count in CX

REP

11110010

MOVSB

10100100

ENCODING: 0xF2 0xA4

Accumulator-Based Microcontrollers

- ◆ **Usually one or two “main” registers – “accumulators”**
 - Historically called register “A” or “Acc” or registers “A” and “B”
 - This is where the Pentium architecture gets “AX, BX, CX, DX” from
- ◆ **Usually one or more “index” registers for addressing modes**
 - Historically called register “X” or registers “X” and “Y”
 - In the Pentium architecture these correspond to SI and DI registers
- ◆ **A typical “ $H = J + K$ ” operation is usually accomplished via:**
 - Load “J” into accumulator
 - Add “K” to “J”, putting result into accumulator
 - Store “H” into memory
 - Reuse the accumulator for the next operation (no large register file)
- ◆ **Usually microcontrollers are resource-poor**
 - E.g., No cache memory for most 16-bit micros!

CPU12 Resource – Long Version

CPU12

Reference Manual

*M68HC12 and HCS12
Microcontrollers*

CPU12RM
Rev. 4.0
03/2006

freescale.com



DECA

Decrement A

DECA

Operation:

$$(A) - \$01 \Rightarrow A$$

Description:

Subtract one from the content of accumulator A.

The N, Z, and V status bits are set or cleared according to the results of the operation. The C status bit is not affected by the operation, thus allowing the DEC instruction to be used as a loop counter in multiple-precision computations.

CCR Details:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	Δ	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Set if there was a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (A) was \$80 before the operation.

Source Form	Address Mode	Object Code	Access Detail	
			HCS12	M68HC12
DECA	INH	43	0	0

CPU12 Resource – Summary Version

Reference Guide

CPU12RG/D
Rev. 2, 11/2001

CPU12 Reference Guide
(for HCS12 and original
M68HC12)



7	A	0	7	B	0	8-BIT ACCUMULATORS A AND B OR 16-BIT DOUBLE ACCUMULATOR D
15	D				0	
15	X				0	INDEX REGISTER X
15	Y				0	INDEX REGISTER Y
15	SP				0	STACK POINTER
15	PC				0	PROGRAM COUNTER





Figure 1. Programming Model

Instruction Set Summary (Sheet 2 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	HCS12	Access Detail	HCI2	SX HI	N Z VC
ASL <i>opr16a</i> ASL <i>opr0_xysp</i> ASL <i>opr8_xysp</i> ASL <i>opr16_xysp</i> ASL [<i>D_xysp</i>] ASL [<i>opr16_xysp</i>]	 Arithmetic Shift Left	EXT DX IDX1 IDX2 [D,IDX] [IDX2]	78 hh 11 68 xb 68 xb ff 68 xb ee ff 68 xb ee ff 68 xb ee ff	EPW0 EPW EPW0 EPWP EPWP EPWP	EPDw EPD EPD0 EPDP EPDP EPDP	----	Δ Δ Δ Δ	
ASLA ASLB	Arithmetic Shift Left Accumulator A Arithmetic Shift Left Accumulator B	INH INH	48 58	0 0	0 0	----	Δ Δ Δ Δ	
ASLD	 Arithmetic Shift Left Double	INH	59	0	0	----	Δ Δ Δ Δ	
ASR <i>opr16a</i> ASR <i>opr0_xysp</i> ASR <i>opr8_xysp</i> ASR <i>opr16_xysp</i> ASR [<i>D_xysp</i>] ASR [<i>opr16_xysp</i>]	 Arithmetic Shift Right	EXT DX IDX1 IDX2 [D,IDX] [IDX2]	77 hh 11 67 xb 67 xb ff 67 xb ee ff 67 xb ee ff 67 xb ee ff	EPW0 EPW EPW0 EPWP EPWP EPWP	EPDw EPD EPD0 EPDP EPDP EPDP	----	Δ Δ Δ Δ	
ASRA ASRB	Arithmetic Shift Right Accumulator A Arithmetic Shift Right Accumulator B	INH INH	47 57	0 0	0 0	----	Δ Δ Δ Δ	
BCC <i>re#B</i>	Branch if Carry Clear (if C = 0)	REL	24 xr	PPP/P ¹	PPP/P ¹	----	----	
BCLR <i>opr8a, ms#B</i> BCLR <i>opr16a, ms#B</i> BCLR <i>opr0_xysp, ms#B</i> BCLR <i>opr8_xysp, ms#B</i> BCLR <i>opr16_xysp, ms#B</i>	(M) ← (mm) = M Clear Bit(s) in Memory	DIR EXT DX IDX1 IDX2	4d dd mm 1d hh 11 mm 0d xb mm 0d xb ee mm 0d xb ee ff mm	EPW0 EPW EPW0 EPWP EPWP	EPDw EPD EPD0 EPDP EPDP	----	Δ Δ 0-	
BCS <i>re#B</i>	Branch if Carry Set (if C = 1)	REL	25 xr	PPP/P ¹	PPP/P ¹	----	----	
BEO <i>re#B</i>	Branch if Equal (if Z = 1)	REL	27 xr	PPP/P ¹	PPP/P ¹	----	----	
BGE <i>re#B</i>	Branch if Greater Than or Equal (if N ⊕ V = 0) (signed)	REL	2C xr	PPP/P ¹	PPP/P ¹	----	----	
BGND	Place CPU in Background Mode see CPU12 Reference Manual	INH	00	VZPPP	VZPPP	----	----	
BGT <i>re#B</i>	Branch if Greater Than (if Z + (N ⊕ V) = 0) (signed)	REL	2B xr	PPP/P ¹	PPP/P ¹	----	----	
BHI <i>re#B</i>	Branch if Higher (if C + Z = 0) (unsigned)	REL	22 xr	PPP/P ¹	PPP/P ¹	----	----	
BHS <i>re#B</i>	Branch if Higher or Same (if C = 0) (unsigned) same function as BCC	REL	24 xr	PPP/P ¹	PPP/P ¹	----	----	
BITA <i>#opr#B</i> BITA <i>opr8a</i> BITA <i>opr16a</i> BITA <i>opr0_xysp</i> BITA <i>opr8_xysp</i> BITA <i>opr16_xysp</i> BITA [<i>D_xysp</i>] BITA [<i>opr16_xysp</i>]	(A) ← (M) Logical AND A with Memory Does not change Accumulator or Memory	IMM DIR EXT DX IDX1 IDX2 [D,IDX] [IDX2]	85 ii 95 dd B5 hh 11 A5 xb A5 xb ff A5 xb ee ff A5 xb ee ff A5 xb ee ff	P EPF EPD EPF EPD EPDP EPDP	P EPF EPD EPF EPD EPDP EPDP	----	Δ Δ 0-	
BITB <i>#opr#B</i> BITB <i>opr8a</i> BITB <i>opr16a</i> BITB <i>opr0_xysp</i> BITB <i>opr8_xysp</i> BITB <i>opr16_xysp</i> BITB [<i>D_xysp</i>] BITB [<i>opr16_xysp</i>]	(B) ← (M) Logical AND B with Memory Does not change Accumulator or Memory	IMM DIR EXT DX IDX1 IDX2 [D,IDX] [IDX2]	05 ii D5 dd F5 hh 11 E5 xb E5 xb ff E5 xb ee ff E5 xb ee ff	P EPF EPD EPF EPD EPDP EPDP	P EPF EPD EPF EPD EPDP EPDP	----	Δ Δ 0-	
BLE <i>re#B</i>	Branch if Less Than or Equal (if Z + (N ⊕ V) = 1) (signed)	REL	2F xr	PPP/P ¹	PPP/P ¹	----	----	
BLO <i>re#B</i>	Branch if Lower (if C = 1) (unsigned) same function as BCS	REL	25 xr	PPP/P ¹	PPP/P ¹	----	----	

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

“CPU12” Programming Model – (MC9S12C128)



8-BIT ACCUMULATORS A AND B
OR
16-BIT DOUBLE ACCUMULATOR D

D is really just A:B
NOT a separate register!



INDEX REGISTER X



INDEX REGISTER Y




STACK POINTER



PROGRAM COUNTER



CONDITION CODE REGISTER



**“Flags” used for
conditional branches**

The CPU12 Reference Guide

◆ Summarizes assembly language programming info

- Lots of info there This lecture is an intro to that material

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S X H I	N Z V C
				HCS12	HC12		
ABA	$(A) + (B) \Rightarrow A$ Add Accumulators A and B	INH	18 06	∞	∞	--Δ-	ΔΔΔΔ
ABX	$(B) + (X) \Rightarrow X$ <i>Translates to LEAX B,X</i>	IDX	1A B5	Pf	PP ¹	----	----
ABY	$(B) + (Y) \Rightarrow Y$ <i>Translates to LEAY B,Y</i>	IDX	19 ED	Pf	PP ¹	----	----
ADCA #opr8i ADCA opr8a ADCA opr16a ADCA oprx0_xysp ADCA oprx9_xysp ADCA oprx16_xysp ADCA [D,xysp] ADCA [oprx16,xysp]	$(A) + (M) + C \Rightarrow A$ Add with Carry to A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	89 ii 99 dd B9 hh ll A9 xb A9 xb ff A9 xb ee ff A9 xb A9 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	P rfP rOP rfP rPO frPP fIfrPf fIPrPf	--Δ-	ΔΔΔΔ
ADCB #opr8i ADCB opr8a ADCB opr16a	$(B) + (M) + C \Rightarrow B$ Add with Carry to B	IMM DIR EXT	C9 ii D9 dd F9 hh ll	P rPf rPO	P rfP rOP	--Δ-	ΔΔΔΔ

ALU Operations – Addition as an Example

◆ “Inherent” address modes:

- ABA $(B) + (A) \Rightarrow A$ Add accumulator **B** to **A**
 - Encoding: 18 06
- ABX $(B) + (X) \Rightarrow X$ Add accumulator **B** to **X**
 - Encoding: 1A E5

◆ Immediate Operand:

- ADDD #value $(D) + jj:kk \Rightarrow D$ Add to **D**
 - Add constant value to D (example: $D \leftarrow D + 1234$)
 - Encoding: C3 jj kk
 - Example: ADDD #\$534 Adds hex 534 (0x534) to D reg

◆ “Extended” operand – location in memory at 16-bit address:

- ADDD address $(D) + [HH:LL] \Rightarrow D$ Add to **D**
 - Fetch a memory location and add to D
 - Encoding: F3 HH LL
 - Example: ADDD \$5910 Adds 16-bit value at \$5910 to D

- NOTE: “[xyz]” notation means “Fetch from address xyz”

Address Modes

Address Modes

- IMM — Immediate
- IDX — Indexed (no extension bytes) includes:
 - 5-bit constant offset
 - Pre/post increment/decrement by 1 . . . 8
 - Accumulator A, B, or D offset
- IDX1 — 9-bit signed offset (1 extension byte)
- IDX2 — 16-bit signed offset (2 extension bytes)
- [D, IDX] — Indexed indirect (accumulator D offset)
- [IDX2] — Indexed indirect (16-bit offset)
- INH — Inherent (no operands in object code)
- REL — 2's complement relative offset (branches)

- DIR — Direct (8-bit memory address with zero high bits)
- EXT — Extended (16-bit memory address)

Instruction Description Notation

abc — A or B or CCR

abcdxys — A or B or CCR or D or X or Y or SP. Some assemblers also allow T2 or T3.

abd — A or B or D

abdxys — A or B or D or X or Y or SP

dxys — D or X or Y or SP

msk8 — 8-bit mask, some assemblers require # symbol before value

opr8i — 8-bit immediate value

 *opr16i* — 16-bit immediate value

opr8a — 8-bit address used with direct address mode

 *opr16a* — 16-bit address value

opr0_xysp — Indexed addressing postbyte code:

opr3,-xys Predecrement X or Y or SP by 1 . . . 8

opr3,+xys Preincrement X or Y or SP by 1 . . . 8

opr3,xys- Postdecrement X or Y or SP by 1 . . . 8

opr3,xys+ Postincrement X or Y or SP by 1 . . . 8

opr5,xysp 5-bit constant offset from X or Y or SP or PC

abd,xysp Accumulator A or B or D offset from X or Y or SP or PC

opr3 — Any positive integer 1 . . . 8 for pre/post increment/decrement

opr5 — Any value in the range -16 . . . +15

opr9 — Any value in the range -256 . . . +255

opr16 — Any value in the range -32,768 . . . 65,535

page — 8-bit value for PPAGE, some assemblers require # symbol before this value

rel8 — Label of branch destination within -256 to +255 locations

rel9 — Label of branch destination within -512 to +511 locations

rel16 — Any label within 64K memory space

trapnum — Any 8-bit value in the range \$30-\$39 or \$40-\$FF

xys — X or Y or SP

xysp — X or Y or SP or PC

Notation for Encoding of Instruction Bytes

Machine Coding

- dd — 8-bit direct address \$0000 to \$00FF. (High byte assumed to be \$00).
- ee — High-order byte of a 16-bit constant offset for indexed addressing.
- eb — Exchange/Transfer post-byte. See [Table 3](#) on page 23.
- ff — Low-order eight bits of a 9-bit signed constant offset for indexed addressing, or low-order byte of a 16-bit constant offset for indexed addressing.
-  hh — High-order byte of a 16-bit extended address.
- ii — 8-bit immediate data value.
-  jj — High-order byte of a 16-bit immediate data value.
-  kk — Low-order byte of a 16-bit immediate data value.
- lb — Loop primitive (DBNE) post-byte. See [Table 4](#) on page 24.
-  ll — Low-order byte of a 16-bit extended address.
- mm — 8-bit immediate mask value for bit manipulation instructions. Set bits indicate bits to be affected.
- pg — Program page (bank) number used in CALL instruction.
- qq — High-order byte of a 16-bit relative offset for long branches.
- tn — Trap number \$30–\$39 or \$40–\$FF.
- rr — Signed relative offset \$80 (–128) to \$7F (+127). Offset relative to the byte following the relative offset byte, or low-order byte of a 16-bit relative offset for long branches.
- xb — Indexed addressing post-byte. See [Table 1](#) on page 21 and [Table 2](#) on page 22.

ALU Operations – Addition Example Revisited

◆ “Inherent” address modes:

- ABA $(B) + (A) \Rightarrow A$ Add accumulator B to A
 - Encoding: 18 06
- ABX $(B) + (X) \Rightarrow X$ Add accumulator B to X
 - Encoding: 1A E5

◆ Immediate Operand:

- ADDD #opr16i $(D) + jj:kk \Rightarrow D$ Add to D
 - Add constant value to D (example: $D \leftarrow D + 1234$)
 - Encoding: C3 jj kk 
 - Example: ADDD #\$534 Adds hex 534 (0x534) to D reg

◆ “Extended” operand – location in memory at 16-bit address:

- ADDD opr16a $(D) + [HH:LL] \Rightarrow D$ Add to D
 - Fetch a memory location and add to D
 - Encoding: F3 HH LL 
 - Example: ADDD \$5910 Adds 16-bit value at \$5910 to D

ALU Operations – Addition – 2

◆ Immediate Operand:

- `ADDD #opr16i` $(D) + jj:kk \Rightarrow D$ Add to D
 - Add constant value to D (example: `D <= D + 1234`)
 - Encoding: `C3 jj kk`
 - Example: `ADDD #$534` Adds hex 534 (0x534) to D reg
- What C code would result in this instruction?
register int16 T; // assume that X is kept in machine register D
T = T + 0x534;

◆ “Extended” operand – location in memory at 16-bit address:

- `ADDD opr16a` $(D) + [HH:LL] \Rightarrow D$ Add to D
 - Fetch a memory location and add to D
 - Encoding: `F3 HH LL`
 - Example: `ADDD $5910` Adds 16-bit value at \$5910 to D
- What C code would result in this instruction?
static int16 B; // B is a variable that happens to be at address \$5910
T = T + B;

ALU Operations – Addition – 2

◆ “Direct” operand – location in memory at 8-bit address:

- `ADDD opr8a` $(D) + [00:LL] \Rightarrow D$ Add to D
 - Fetch a memory location and add to D; address is 0..FF (“page zero” of memory)
 - Encoding: D3 LL
 - Example: `ADDD $0038`
- Special optimized mode for smaller code size and faster execution
 - Especially for earlier 8-bit processors, but still can be useful
 - Gives you 256 bytes of memory halfway between “memory” and “register” in terms of ease & speed of access
 - Assembler knows to use this mode automatically based on address being \$00xx
- Result – programs often optimized to store variables in first 256 bytes of RAM
 - If you have very limited RAM, this is worth doing to save time & space!
 - But it also promotes use of shared RAM for variables, which is bug prone
- What C code would result in this instruction?
`static int16 B; // B is a variable that happens to be at address $0038`
`T = T + B;`

ALU Operations – Addition – 3

◆ “Indexed” operand – memory indexed; pre/post increment/decrement

- `ADDD oprx,xysp` $(D) + [EE:FF+XYSP] \Rightarrow D$
 - Add oprx to X, Y, SP or PC; use address to fetch from memory; add value into D
 - Encoding: `E3 xb // E3 xb ff // E3 xb ee ff`
(Signed offset value; encoding varies – 5 bits, 9 bits; 16 bits)
 - Example: `ADDD $FFF0, X` add value at $(X-16_{10})$ to D
Encoding: `E3 10` (5 bit signed constant ... “\$10”)
(see Table 1 of CPU12 reference guide for xb byte encoding)
- Special optimized mode for smaller code size and faster execution
 - “xb” can do many tricks, including support for post/pre-increment/decrement to access arrays
- What C code would result in this instruction?
`static int16 B[100];`
`register int16 *p = &B[50]; // assume “p” is stored in register X`
`T = T + *(p-8); // adds B[42] to T`

Indexed Examples

Figure 2.2

Example of the 6811 indexed addressing mode.





Figure 2.3

Example of the 6812 indexed addressing mode.





Figure 2.4

Another example of the 6812 indexed addressing mode.







Figure 2.5

A third example of the 6812 indexed addressing mode.



ALU Operations – Addition – 4

◆ “Indexed Indirect” operand – use memory value as address, with offset

- $\text{ADDD} [\text{opr}x16, \text{xysp}] \quad (\text{D}) + [[\text{EE:FF} + \text{XYSP}]] \Rightarrow \text{D}$
 - Add oprx to X, Y, SP or PC; use address to fetch from memory; use the value fetched from memory to fetch from a different memory location; add value into D
 - Encoding: $\text{E3 } \text{xb } \text{ee } \text{ff}$
 - Example: $\text{ADDD } [\$8, \text{X}] \quad \text{add value at } [(X+8)] \text{ to D}$
 - Encoding: $\text{E3 } \text{E3 } 00 \text{ } 08 \quad \text{16-bit constant offset}$
 - (see Table 1 of CPU12 reference guide for xb byte encoding)

- What C code would result in this instruction?

```
static int16 vart;
```

```
register int16 *p;
```

```
static int16 *B[100]; // B is a variable that happens to be at address $38
```

```
B[4] = &vart;
```

```
p = &B[0]; // assume “p” is stored in register X
```

```
T = T + (*(p+4)); // adds vart to T
```

Indexed Indirect Example


LDAA #\$56

LDY #\$2345

STAA [-4,Y] ; Fetch 16-bit address from \$2341, store A at \$1234

Figure 2.6

Example of the 6812 indexed-indirect addressing mode.



[Valvano]

Had Enough Yet?

- ◆ **Really, all these modes get used in real programs**
 - You've already seen very similar stuff in 18-240, but that's more RISC-like
 - We expect you to be able to tell us what a short, simple program we've written does if it uses any of the modes described during lecture
 - There are even trickier modes – seldom used but nice to have
 - See Valvano Section 2.2 for more discussion

Other Math & Load/Store Instructions

◆ Math

- ADD – integer addition (2's complement)
- SBD – integer subtraction (2's complement)
- CMP – compare (do a subtraction to set flags but don't store result)

◆ Logic

- AND – logical bit-wise and
- ORA – logical bit-wise or
- EOR – bit-wise exclusive or (xor)
- ASL, ASR – arithmetic shift left and right (shift right sign-extends)
- LSR – logical shift right

◆ Data movement

- LDA, LDX, ... – load from memory to a register
- STA, STX, ... – store from register to memory
- MOV – memory to memory movement

◆ Bit operations and other instructions

- Later...

Control Flow Instructions

- ◆ **Used to go somewhere other than the next sequential instruction**
 - Unconditional branch – always changes flow (“goto instruction x”)
 - Conditional branch – change flow sometimes, depending on some condition

- ◆ **Addressing modes**
 - REL: Relative to PC – “go forward or backward N bytes”
 - Uses an 8-bit offset rr for the branch target
 - Most branches are short, so only need a few bits for the offset
 - Works the same even if segment of code is moved in memory

 - EXT: Extended hh:ll – “go to 16-bit address hh:ll”
 - Takes more bits to specify
 - No limit on how far away the branch can be

Relative Addressing

◆ Relative address computed as:

- Address of next in-line instruction *after* the branch instruction
 - Because the PC already points to the next in-line instruction at execution time
- Plus relative byte *rr* treated as a *signed* value
 - *rr* of 0..\$7F is a forward relative branch
 - *rr* of \$80..\$FF is a backward relative branch

◆ Example: BCC cy_clr

- Next instruction is at \$0009; *rr* = \$03
- \$0009 + \$03 = \$000C (*cy_clr*)

◆ Example: BRA asm_loop

- Next instruction is at \$000F;
rr=\$F7
- \$000F + \$F7 =
\$000F + \$FFF7 =
\$000F - \$0009 =
\$0006 (*asm_loop*)

```
000000 180B 01xx      asm_main:
000004 xx          MOVB    #1,temp_byte
000005 87          CLRA
000006 52          asm_loop:
000007 2403       INCB
000009 43          BCC    cy_clr
00000A 43          DECA
00000B 43          DECA
00000C A7          cy_clr:
00000D 20F7       NOP
                                BRA    asm_loop
```

Unconditional Branch

◆ JMP instruction – Jump

- `JMP $1256` -- jump to address \$1256
 `JMP Target_Name`
- JMP also supports indexed addressing modes – **why are they useful?**
- `BRA $12` -- jump to \$12 past current instruction
 - Relative addressing (“rr”) to save a byte and make code relocatable

◆ JSR instruction – Jump to Subroutine

- `JSR $7614` -- jump to address \$7614, saving return address
- `JSR Subr_Name`
- Supports DIRect (8 bit offset to page 0) and EXTended, as well as indexed addressing
- More about how this instruction works in the next lecture

Conditional Branch

◆ Branch on some condition

- Always with RELative (rr 8-bit offset) addressing
 - Look at detailed instruction set description for specifics of exactly what address the offset is added to
- Condition determines instruction name
- BCC \$08 – branch 8 bytes ahead if carry bit clear
- BCS Loop – branch to label “Loop” if carry bit set
- BEQ / BNE – branch based on Z bit (“Equal” after compare instruction)
- BMI / BPL – branch based on N bit (sign bit)

◆ Other complex conditions that can be used after a CMP instruction

- BGT – branch if greater than
- BLE – branch if less than or equal
- ...

Condition Codes

◆ Status bits inside CPU that indicate results of operations

- C = carry-out bit
- Z = whether last result was zero
- N = whether last result was “negative” (highest bit set)
- V = whether last result resulted in an arithmetic overflow

◆ Set by some (but not all instructions)

- CMP – subtracts but doesn’t store result; sets CC bits for later “BGE, BGT” etc
- ADD and most arithmetic operations – sets CC bits
- MOV instructions – generally do **NOT** set CC bits on this CPU
 - But, on a few other CPUs they do – so be careful of this!

C & V flags

- ◆ **Carry: did the previous operation result in a carry out bit?**
 - $\$FFFF + 1 = \$0000 + \text{Carry out}$
 - $\$7FFF + \$8000 = \$FFFF + \text{No Carry out}$
 - Carry-in bit, if set, adds 1 to sum for ADC
 - we'll do multi-precision arithmetic later
 - Carry bit is set if there is an *unsigned* add or subtract overflow
 - Result is on other side of $\$0000/\$FFFF$ boundary

- ◆ **Overflow (V): did the previous operation result in a signed overflow?**
 - $\$FFFF + 1 = \0000 no signed overflow ($-1 + 1 = 0$)
 - $\$7FFF + 1 = \8000 has signed overflow ($32767 + 1 \rightarrow -32768$)
 - This is overflow in the normal signed arithmetic sense that you are used to
 - Result is on other side of $\$8000/\$7FFF$ boundary

- ◆ **Note that the idea of “overflow” depends on signed vs. unsigned**
 - Hardware itself is sign agnostic – software has to keep track of data types
 - Carry flag indicates unsigned overflow
 - V flag indicates signed overflow

Look For Annotations Showing CC Bits Set

Instruction Set Summary (Sheet 5 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		SXHI	NZVC
				HCS12	HC12		
DBNE <i>abdxyz, rel9</i>	(cntr) - 1 ⇒ cntr If (cntr) not = 0, then Branch; else Continue to next instruction Decrement Counter and Branch if ≠ 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	PPP	----	---
DEC <i>opr16a</i> DEC <i>opr0_xyysp</i> DEC <i>opr9_xyysp</i> DEC <i>opr16_xyysp</i> DEC [D, <i>xyysp</i>] DEC [<i>opr16_xyysp</i>]	(M) - \$01 ⇒ M Decrement Memory Location	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	73 hh ll 63 xb 63 xb ff 63 xb ee ff 63 xb 63 xb ee ff	rPwO rPw rPwO frPwP fifrPw fIPrPw	rOPw rPw rPOw frPPw fifrPw fIPrPw	----	ΔΔΔ-
DECA DECB	(A) - \$01 ⇒ A Decrement A (B) - \$01 ⇒ B Decrement B	INH INH	43 53	○ ○	○ ○	----	○
DES	(SP) - \$0001 ⇒ SP <i>Translates to LEAS -1,SP</i>	IDX	1B 9F	Pf	PP ¹	----	----
DEX	(X) - \$0001 ⇒ X Decrement Index Register X	INH	09	○	○	----	Δ--
DEY	(Y) - \$0001 ⇒ Y Decrement Index Register Y	INH	03	○	○	----	Δ--

Assembler to Hex

- ◆ Sometimes (less often these days, but sometimes) you have to write your own assembler!
- ◆ In this course, we want you to do just a little by hand to get a feel
 - LDAB #254

LDAB #opr8i	(M) ⇒ B	IMM	C6 ii	P	P	----	ΔΔ0-
LDAB opr8a	Load Accumulator B	DIR	D6 dd	rPf	rfP		
LDAB opr16a		EXT	F6 hh ll	rPO	rOP		
LDAB oprx0,xysp		IDX	E6 xb	rPf	rfP		
LDAB oprx9,xysp		IDX1	E6 xb ff	rPO	rPO		
LDAB oprx16,xysp		IDX2	E6 xb ee ff	frPP	frPP		
LDAB [D,xysp]		[D,IDX]	E6 xb	fIfrPf	fIfrfP		
LDAB [opr16,xysp]		[IDX2]	E6 xb ee ff	fIPrPf	fIPrfP		

- Addressing mode is: _____
- Opcode is: _____
- Operand is: _____
- Full encoding is: _____

Hex to Assembler (Dis-Assembly)

- ◆ If all you have is an image of a program in memory, what does it do?
 - Important for debugging
 - Important for reverse engineering (competitive analysis; legacy components)
- ◆ Start with Hex, and figure out what instruction is
 - AA E2 23 CC

ORAA #opr8i	(A) + (M) ⇒ A	IMM	8A ii	P	P	----	Δ Δ 0 -
ORAA opr8a	Logical OR A with Memory	DIR	9A dd	rPf	rPf		
ORAA opr16a		EXT	BA hh ll	rPO	rOP		
ORAA oprx0_xysp		IDX	AA xb	rPf	rPf		
ORAA oprx9_xysp		IDX1	AA xb ff	rPO	rPO		
ORAA oprx16_xysp		IDX2	AA xb ee ff	frPP	frPP		
ORAA [D,xysp]		[D,IDX]	AA xb	fIfrPf	fIfrPf		
ORAA [oprx16,xysp]		[IDX2]	AA xb ee ff	fIPrPf	fIPrPf		

- **ORAA – one of the indexed versions** [Motorola01]
- Need to look up XB value => _____

Table 1. Indexed Addressing Mode Postbyte Encoding (xb)

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,X+ post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,Y+ post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 9b const	F0	n,SP 9b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,X+ post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,Y+ post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 9b const	F1	-n,SP 9b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,X+ post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,Y+ post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 16b const	F2	n,SP 16b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,X+ post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,Y+ post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04		14		24		34		44		54		64		74		84		94		A4		B4		C4		D4		E4		F4	

Performance – How Many Clock Cycles?

◆ This is not so easy to figure out

- See pages 73-75 of the CPU 12 reference manual

◆ In general, factors affecting speed are:

- Does the chip have an 8-bit or 16-bit memory bus? (Ours has a 16-bit bus)
 - 8-bit bus needs one memory cycle per byte
 - 16-bit bus needs one memory cycle per 2 bytes, but odd addresses only get 1 byte
- How many bytes in the encoded instruction itself?
 - AA E2 23 CC takes 4 bytes of fetching
 - » 2 bus cycles if word aligned
 - » 3 bus cycles if unaligned (but get next instruction byte “for free” on 3rd cycle)
- How many bytes of data
 - Need to read data and, potentially write it
- Is there an instruction prefetch queue that can hide some fetch delay?
- Is it a complicated computation that consumes clock cycles (e.g., division)?

◆ Usual lower bound estimate

- Count up clock cycles for memory touches and probably it takes that or longer

Simple Timing Example

◆ ADCA \$1246

- EXT format – access detail is “rPO” for HCS12
 - r – 8-bit data read
 - P – 16-bit program word access to fetch next instruction
 - O – either prefetch cycle or free cycle (memory bus idle) based on alignment
- Total is 3 clock cycles
 - (lower case letters are 8-bits; upper case letters are 16-bit accesses)
 - Simple rule – count letters for best case # of clock cycles

Source Form	Address Mode	Object Code	Access Detail	
			HCS12	M68HC12
ADCA #opr8i	IMM	89 11	P	P
ADCA opr8a	DIR	99 dd	rP	rfP
ADCA opr16a	EXT	B9 hh 11	rPO	rOP
ADCA oprx0_xyxp	IDX	A9 xb	rP	rfP
ADCA oprx9_xyxp	IDX1	A9 xb ff	rPO	rPO
ADCA oprx16_xyxp	IDX2	A9 xb ee ff	frPP	frPP
ADCA [D,xyp]	[D,IDX]	A9 xb	fIfrPf	fIfrfP
ADCA [opr16,xyp]	[IDX2]	A9 xb ee ff	fIPrPf	fIPrfP

Another Timing Example

- ◆ Recall that “D” is a 16-bit register comprised of A:B
- ◆ **ADDD \$1247, X**
 - IDX2 format – access detail is “fRPP” for HCS12
 - f – free cycle (to add address to computation performed, memory bus idle)
 - R – 16-bit data read
 - P – 16-bit program word access to fetch next instruction
 - P – 16-bit program word access to fetch next instruction
 - Total is 4 or 5 clock cycles
 - 4 for minimum; plus 1 if value of X+\$1247 is odd (straddles word boundaries)

Source Form	Address Mode	Object Code	Access Detail	
			HCS12	M68HC12
ADDD #opr16i	IMM	C3 jj kk	PO	OP
ADDD opr8a	DIR	D3 dd	RPF	RfP
ADDD opr16a	EXT	F3 hh ll	RPO	ROP
ADDD oprx0,xysp	IDX	E3 xb	RPF	RfP
ADDD oprx9,xysp	IDX1	E3 xb ff	RPO	RPO
ADDD oprx16,xysp	IDX2	E3 xb ee ff	fRPP	fRPP
ADDD [D,xysp]	[D,IDX]	E3 xb	fIRPF	fIRfP
ADDD [oprx16,xysp]	[IDX2]	E3 xb ee ff	fIPRPF	fIPRfP

Preview of Labels for Prelab 2

- ◆ **Labels are a convenient way to refer to a particular address**
 - Can be used for program addresses as well as data addresses
 - You know it is a label because it starts in column 1 (“:” is optional)
- ◆ **Assume you are currently assembling to address \$4712**
 - (how you do that comes in the next lecture)

Mylabela:

```
ABA ; this is at address $4712
```

Mylabelb:

Mylabelc

```
PSHA ; this is at address $4713
```

- The following all do EXACTLY the same thing:
 - JMP \$4713
 - JMP Mylabelb
 - JMP Mylabelc

Preview of Assembler Psuedo-Ops

- ◆ **The following are assembler directives, not HC12 instructions**
 - Labels – refer to an address by name instead of hex number
 - ORG: define the address where data/code starts
 - DS: Define Storage (allocate space in RAM)
 - DC: Define Constant (allocate space in ROM/flash)
 - EQU: Equate (like an equal sign for assembler variables)

- ◆ **This is for orientation when looking at code**
 - Specifics in the next lecture

Lecture 3 Lab Skills

- ◆ **Write an assembly language program and run it**
- ◆ **Manually convert assembly language to hex**
- ◆ **Manually convert hex program to assembly language**

Lecture 3 Review

◆ CPU12 programmer model

- Registers
- Condition codes

◆ Memory Addressing modes

- Given an instruction using one of the modes described and some memory contents, what happens?

◆ Assembly

- Given some assembly language, what is the hex object code?
- Given some hex object code, what is the assembly language

◆ Simple timing

- Given an encoded instruction, what is the minimum number of clocks to execute?
 - Be able to count number of letters in the timing column
 - We do not expect you to figure out all the rules for straddling word boundaries etc.
- Branch cycle counting covered in next lecture