

Lecture #3

Microcontroller Instruction Set

18-348 Embedded System Engineering

Philip Koopman

Wednesday, 20-Jan-2015



**Carnegie
Mellon**

April 2013: Traffic Light Heaven in L.A.

Los Angeles syncs up all 4,500 of its
traffic lights



Los Angeles is the first city in the world to synchronize all of its traffic lights, hoping to unclog its massive roadway congestion.

It has taken 30 years and \$400 million, but Los Angeles has finally synchronized its traffic lights in an effort to reduce traffic congestion, becoming the first city in the world to do so.

Mayor Antonio R. Villaraigosa said with the 4,500 lights now in sync, commuters will save 2.8 minutes driving five miles in Los Angeles. [The New York Times reported](#). Villaraigosa also said that the average speed would rise more than two miles per hour on city streets and that carbon emissions would be greatly reduced as drivers spend less time starting and stopping. According to [CBS News](#), less idling will mean a 1-ton reduction in carbon emissions every year.



Wk #	Week of:	Mon (Sec E)	Tue (Sec A)	Wed (Sec B)	Thu (Sec C)	Fri (Sec D)	Lab Report Due Wednesday	Prelab Due Friday	Fri. Recitation Discusses Labs
1	11-Jan 2016	No Lab	No Lab	Open Lab	Open Lab	Open Lab	None	1	1, 2
2	18-Jan	MLK Day	1	1	1	1	None	2	2, 3
3	25-Jan	1	2	2	2	2	1	3	3, 4
4	1-Feb	2	3	3	3	3	2	4	4, 5
5	8-Feb	3	4	4	4	4	3	5	5, 6
6	15-Feb	4	5	5	5	5	4	6	6, 7
7	22-Feb	5	Open Lab	Open Lab	Open Lab	6	None	None	7, 8
8	29-Feb	6	6	6	6	BREAK	5	7 Due Thursday	No Recitation
--	7-Mar	SPRING	BREAK	SPRING	BREAK	BREAK	None	None	No Recitation
9	14-Mar	Open Lab	Open Lab	7	7	7	6	8	8, 9
10	21-Mar	7	7	8	8	8	7	9	9, 10
11	28-Mar	8	8	9	9	9	8	10	10, 11
12	4-Apr	9	9	10	10	10	9	11	11
13	11-Apr	10	10	Open Lab	Carnival	Carnival	None	None	No Recitation
14	18-Apr	Open Lab	10	None	Optional/In-Lab				
15	25-Apr	Open Lab	None	None	Optional/In-Lab				
16	2-May Finals	TBD	TBD	TBD	TBD	TBD	11 Due (Thursday)	None	No Recitation

(*See blackboard for Lab 11 prelab demo & writeup information)

Where Are We Now?

◆ Where we've been:

- Embedded Hardware

◆ Where we're going today:

- Instruction set & Assembly Language

◆ Where we're going next:

- More assembly language
- Engineering process
- Embedded C
- Coding tricks, bit hacking, extended-precision math

Preview

◆ Programmer-visible architecture

- Registers
- Addressing modes

◆ Branching

- Types of branches
- How condition codes are set

◆ Assembly/Disassembly

- Review of how instructions are encoded

◆ Timing

- How long does an instruction take to execute? (simple version)

5

Where Does Assembly Language Fit?

◆ Source code


- High level language (C; Java)
- Variables and equations
- One-to-many mapping with assembly language

◆ Assembly language

- Different for each CPU architecture
- Registers and operations
- Usually one-to-one mapping to machine language

◆ Machine language


- Hex/binary bits
- Hardware interprets to execute program



6

Assembler To ROM Process

Figure 2.1
Assembly language development process.




[Valvano]

7

RISC Instruction Set Overview

- ◆ Typically simple encoding format to make hardware simpler/faster
- ◆ Classical Example: MIPS R2000

- $R7 \leq R27 + 0x1234$



8

CISC Instruction Set Overview

- ◆ **Complex encoding for small programs**

- ◆ **Classical Example: VAX; Intel 8088**

- REP MOVSB (8088 String move)
 - Up to 64K bytes moved; source in SI reg; dest in DI reg; count in CX

REP MOVSB
11110010 10100100
ENCODING: 0xF2 0xA4

9

Accumulator-Based Microcontrollers

- ◆ **Usually one or two “main” registers – “accumulators”**

- Historically called register “A” or “Acc” or registers “A” and “B”
- This is where the Pentium architecture gets “AX, BX, CX, DX” from

- ◆ **Usually one or more “index” registers for addressing modes**

- Historically called register “X” or registers “X” and “Y”
- In the Pentium architecture these correspond to SI and DI registers

- ◆ **A typical “H = J + K” operation is usually accomplished via:**


- Load “J” into accumulator
- Add “K” to “J”, putting result into accumulator
- Store “H” into memory
- Reuse the accumulator for the next operation (no large register file)

- ◆ **Usually microcontrollers are resource-poor**

- E.g., No cache memory for most 16-bit micros!

10

“CPU12” Programming Model – (MC9S12C128)



[Motorola01] 13

The CPU12 Reference Guide

◆ Summarizes assembly language programming info

- Lots of info there This lecture is an intro to that material

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S	X	H	I	N	Z	V	C
				HCS12	HC12								
ABA	(A) + (B) ⇒ A Add Accumulators A and B	INH	18 06	∞	∞	--	Δ	Δ	Δ	Δ	Δ	Δ	Δ
ABX	(B) + (X) ⇒ X Translates to LEAX B,X	IDX	1A B5	PF	PF ¹	----	----	----	----	----	----	----	----
ABY	(B) + (Y) ⇒ Y Translates to LEAY B,Y	IDX	19 BD	PF	PF ¹	----	----	----	----	----	----	----	----
ADCA #oprB ADCA oprBa ADCA opr16a ADCA opr0,xysp ADCA oprx0,xysp ADCA oprx16,xysp ADCA [D,xysp] ADCA [opr16,xysp]	(A) + (M) + C ⇒ A Add with Carry to A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	89 ii 99 dd B9 hh 11 A9 xb A9 xb ff A9 xb ee ff A9 xb ee ff	P rPF rPO rPF rPO frPP fIPrPF fIPrPF	P rPF rOP rPF rPO frPP fIPrPF fIPrPF	--	Δ	Δ	Δ	Δ	Δ	Δ	
ADCB #oprB ADCB oprBa ADCB opr16a	(B) + (M) + C ⇒ B Add with Carry to B	IMM DIR EXT	C9 ii D9 dd F9 hh 11	P rPF rPO	P rPF rOP	--	Δ	Δ	Δ	Δ	Δ	Δ	Δ

[Motorola01] 14

ALU Operations – Addition as an Example

◆ “Inherent” address modes:

- ABA (B) + (A) => A Add accumulator B to A
 - Encoding: 18 06
- ABX (B) + (X) => X Add accumulator B to X
 - Encoding: 1A E5

◆ Immediate Operand:

- ADDD #value (D) + jj:kk => D Add to D
 - Add constant value to D (example: D <= D + 1234)
 - Encoding: C3 jj kk
 - Example: ADDD #\$534 Adds hex 534 (0x534) to D reg

◆ “Extended” operand – location in memory at 16-bit address:

- ADDD address (D) + [HH:LL] => D Add to D
 - Fetch a memory location and add to D
 - Encoding: F3 HH LL
 - Example: ADDD \$5910 Adds 16-bit value at \$5910 to D
- NOTE: “[xyz]” notation means “Fetch from address xyz”

15

Address Modes

Address Modes

- IMM — Immediate
- IDX — Indexed (no extension bytes) includes:
 - 5-bit constant offset
 - Pre/post increment/decrement by 1 . . . 8
 - Accumulator A, B, or D offset
- IDX1 — 9-bit signed offset (1 extension byte)
- IDX2 — 16-bit signed offset (2 extension bytes)
- [D, IDX] — Indexed indirect (accumulator D offset)
- [IDX2] — Indexed indirect (16-bit offset)
- INH — Inherent (no operands in object code)
- REL — 2’s complement relative offset (branches)
- DIR — Direct (8-bit memory address with zero high bits)
- EXT — Extended (16-bit memory address)

[Motorola01] 16

Instruction Description Notation

	<i>abc</i>	— A or B or CCR
	<i>abcdxys</i>	— A or B or CCR or D or X or Y or SP. Some assemblers also allow T2 or T3.
	<i>abd</i>	— A or B or D
	<i>abdxys</i>	— A or B or D or X or Y or SP
	<i>dxys</i>	— D or X or Y or SP
	<i>msk8</i>	— 8-bit mask, some assemblers require # symbol before value
	<i>opr8i</i>	— 8-bit immediate value
	<i>opr16i</i>	— 16-bit immediate value
	<i>opr8a</i>	— 8-bit address used with direct address mode
	<i>opr16a</i>	— 16-bit address value
	<i>opr0_xysp</i>	— Indexed addressing postbyte code:
	<i>opr3-<i>xys</i></i>	— Predecrement X or Y or SP by 1 . . . 8
	<i>opr3+<i>xys</i></i>	— Preincrement X or Y or SP by 1 . . . 8
	<i>opr3,<i>xys</i>-</i>	— Postdecrement X or Y or SP by 1 . . . 8
	<i>opr3,<i>xys</i>+</i>	— Postincrement X or Y or SP by 1 . . . 8
	<i>opr5,<i>xysp</i></i>	— 5-bit constant offset from X or Y or SP or PC
	<i>abd,<i>xysp</i></i>	— Accumulator A or B or D offset from X or Y or SP or PC
	<i>opr3</i>	— Any positive integer 1 . . . 8 for pre/post increment/decrement
	<i>opr5</i>	— Any value in the range -16 . . . +15
	<i>opr9</i>	— Any value in the range -256 . . . +255
	<i>opr16</i>	— Any value in the range -32,768 . . . 65,535
	<i>page</i>	— 8-bit value for PPAGE, some assemblers require # symbol before this value
	<i>rel8</i>	— Label of branch destination within -256 to +255 locations
	<i>rel9</i>	— Label of branch destination within -512 to +511 locations
	<i>rel16</i>	— Any label within 64K memory space
	<i>trapnum</i>	— Any 8-bit value in the range \$30-\$39 or \$40-\$FF
	<i>xys</i>	— X or Y or SP
	<i>xysp</i>	— X or Y or SP or PC

[Motorola01] 17

Notation for Encoding of Instruction Bytes

Machine Coding

	<i>dd</i>	— 8-bit direct address \$0000 to \$00FF. (High byte assumed to be \$00).
	<i>ee</i>	— High-order byte of a 16-bit constant offset for indexed addressing.
	<i>eb</i>	— Exchange/Transfer post-byte. See Table 3 on page 23.
	<i>ff</i>	— Low-order eight bits of a 9-bit signed constant offset for indexed addressing, or low-order byte of a 16-bit constant offset for indexed addressing.
	<i>hh</i>	— High-order byte of a 16-bit extended address.
	<i>ii</i>	— 8-bit immediate data value.
	<i>jj</i>	— High-order byte of a 16-bit immediate data value.
	<i>kk</i>	— Low-order byte of a 16-bit immediate data value.
	<i>lb</i>	— Loop primitive (DBNE) post-byte. See Table 4 on page 24.
	<i>ll</i>	— Low-order byte of a 16-bit extended address.
	<i>mm</i>	— 8-bit immediate mask value for bit manipulation instructions. Set bits indicate bits to be affected.
	<i>pg</i>	— Program page (bank) number used in CALL instruction.
	<i>qq</i>	— High-order byte of a 16-bit relative offset for long branches.
	<i>tn</i>	— Trap number \$30-\$39 or \$40-\$FF.
	<i>rr</i>	— Signed relative offset \$80 (-128) to \$7F (+127). Offset relative to the byte following the relative offset byte, or low-order byte of a 16-bit relative offset for long branches.
	<i>xb</i>	— Indexed addressing post-byte. See Table 1 on page 21 and Table 2 on page 22.

18

ALU Operations – Addition Example Revisited

◆ “Inherent” address modes:

- ABA (B) + (A) => A Add accumulator B to A
 - Encoding: 18 06
- ABX (B) + (X) => X Add accumulator B to X
 - Encoding: 1A E5

◆ Immediate Operand:

- ADDD #opr16i (D) + jj:kk => D Add to D
 - Add constant value to D (example: D <= D + 1234)
 - Encoding: C3 jj kk 
 - Example: ADDD #\$534 Adds hex 534 (0x534) to D reg

◆ “Extended” operand – location in memory at 16-bit address:

- ADDD opr16a (D) + [HH:LL] => D Add to D
 - Fetch a memory location and add to D
 - Encoding: F3 HH LL 
 - Example: ADDD \$5910 Adds 16-bit value at \$5910 to D

19

ALU Operations – Addition – 2

◆ Immediate Operand:

- ADDD #opr16i (D) + jj:kk => D Add to D
 - Add constant value to D (example: D <= D + 1234)
 - Encoding: C3 jj kk
 - Example: ADDD #\$534 Adds hex 534 (0x534) to D reg

- What C code would result in this instruction?

```
register int16 T; // assume that X is kept in machine register D
T = T + 0x534;
```

◆ “Extended” operand – location in memory at 16-bit address:

- ADDD opr16a (D) + [HH:LL] => D Add to D
 - Fetch a memory location and add to D
 - Encoding: F3 HH LL
 - Example: ADDD \$5910 Adds 16-bit value at \$5910 to D

- What C code would result in this instruction?

```
static int16 B; // B is a variable that happens to be at address $5910
T = T + B;
```

20

ALU Operations – Addition – 2

◆ “Direct” operand – location in memory at 8-bit address:

- `ADDD opr8a (D) + [00:LL] => D` **Add to D**
 - Fetch a memory location and add to D; address is 0..FF (“page zero” of memory)
 - Encoding: `D3 LL`
 - Example: `ADDD $0038`
- Special optimized mode for smaller code size and faster execution
 - Especially for earlier 8-bit processors, but still can be useful
 - Gives you 256 bytes of memory halfway between “memory” and “register” in terms of ease & speed of access
 - Assembler knows to use this mode automatically based on address being `$00xx`
- Result – programs often optimized to store variables in first 256 bytes of RAM
 - If you have very limited RAM, this is worth doing to save time & space!
 - But it also promotes use of shared RAM for variables, which is bug prone
- What C code would result in this instruction?
`static int16 B; // B is a variable that happens to be at address $0038`
`T = T + B;`

21

ALU Operations – Addition – 3

◆ “Indexed” operand – memory indexed; pre/post increment/decrement

- `ADDD oprx,xysp (D) + [EE:FF+XYSP] => D`
 - Add `oprx` to X, Y, SP or PC; use address to fetch from memory; add value into D
 - Encoding: `E3 xb // E3 xb ff // E3 xb ee ff`
(Signed offset value; encoding varies – 5 bits, 9 bits; 16 bits)
 - Example: `ADDD $FFF0, X` add value at $(X-16_{10})$ to D
Encoding: `E3 10` (5 bit signed constant ... “\$10”)
(see Table 1 of CPU12 reference guide for `xb` byte encoding)
- Special optimized mode for smaller code size and faster execution
 - “`xb`” can do many tricks, including support for post/pre-increment/decrement to access arrays
- What C code would result in this instruction?
`static int16 B[100];`
`register int16 *p = &B[50]; // assume “p” is stored in register X`
`T = T + *(p-8); // adds B[42] to T`

22

Indexed Examples

Figure 2.2

Example of the 6811 indexed addressing mode.




Figure 2.3

Example of the 6812 indexed addressing mode.




Figure 2.4

Another example of the 6812 indexed addressing mode.





Figure 2.5

A third example of the 6812 indexed addressing mode.



ALU Operations – Addition – 4

◆ “Indexed Indirect” operand – use memory value as address, with offset

- `ADDD [oprX16,xysp] (D) + [[EE:FF+XYSP]] => D`
 - Add oprx to X, Y, SP or PC; use address to fetch from memory; use the value fetched from memory to fetch from a different memory location; add value into D
 - Encoding: `E3 xb ee ff`
 - Example: `ADDD [$8, X] add value at [(X+8)] to D`
 - Encoding: `E3 E3 00 08` 16-bit constant offset
 - (see Table 1 of CPU12 reference guide for xb byte encoding)

- What C code would result in this instruction?

```
static int16 vart;
register int16 *p;
static int16 *B[100]; // B is a variable that happens to be at address $38
```

```
B[4] = &vart;
p = &B[0]; // assume "p" is stored in register X
T = T + *(*(p+4)); // adds vart to T
```

Indexed Indirect Example


LDAA #\$56

LDY #\$2345

STAA [-4,Y] ; Fetch 16-bit address from \$2341, store A at \$1234

Figure 2.6

Example of the 6812 indexed-indirect addressing mode.



25

Had Enough Yet?

◆ **Really, all these modes get used in real programs**

- You've already seen very similar stuff in 18-240, but that's more RISC-like
- We expect you to be able to tell us what a short, simple program we've written does if it uses any of the modes described during lecture
- There are even trickier modes – seldom used but nice to have
- See Valvano Section 2.2 for more discussion

26

Other Math & Load/Store Instructions

◆ Math

- ADD – integer addition (2's complement)
- SBD – integer subtraction (2's complement)
- CMP – compare (do a subtraction to set flags but don't store result)

◆ Logic

- AND – logical bit-wise and
- ORA – logical bit-wise or
- EOR – bit-wise exclusive or (xor)
- ASL, ASR – arithmetic shift left and right (shift right sign-extends)
- LSR – logical shift right

◆ Data movement

- LDA, LDX, ... – load from memory to a register
- STA, STX, ... – store from register to memory
- MOV – memory to memory movement

◆ Bit operations and other instructions

- Later...

27

Control Flow Instructions

◆ Used to go somewhere other than the next sequential instruction

- Unconditional branch – always changes flow (“goto instruction x”)
- Conditional branch – change flow sometimes, depending on some condition

◆ Addressing modes

- REL: Relative to PC – “go forward or backward N bytes”
 - Uses an 8-bit offset rr for the branch target
 - Most branches are short, so only need a few bits for the offset
 - Works the same even if segment of code is moved in memory
- EXT: Extended hh:ll – “go to 16-bit address hh:ll”
 - Takes more bits to specify
 - No limit on how far away the branch can be

28

Relative Addressing

◆ Relative address computed as:

- Address of next in-line instruction *after* the branch instruction
 - Because the PC already points to the next in-line instruction at execution time
- Plus relative byte rr treated as a *signed* value
 - rr of 0..\$7F is a forward relative branch
 - rr of \$80..\$FF is a backward relative branch

◆ Example: BCC cy_clr

- Next instruction is at \$0009; rr = \$03
- \$0009 + \$03 = \$000C (cy_clr)

◆ Example: BRA asm_loop

- Next instruction is at \$000F;
rr=\$F7
- \$000F + \$F7 =
\$000F + \$FFF7 =
\$000F - \$0009 =
\$0006 (asm_loop)

000000	180B	01xx	asm_main:	MOVB	#1,temp_byte
000004	xx				
000005	87			CLRA	
			asm_loop:	INCB	
000006	52			BCC	cy_clr
000007	2403			DECA	
000009	43			DECA	
00000A	43			DECA	
00000B	43			DECA	
			cy_clr:	NOP	
00000C	A7			BRA	asm_loop
00000D	20F7				

29

Unconditional Branch

◆ JMP instruction – Jump

- JMP \$1256 -- jump to address \$1256
JMP Target_Name
- JMP also supports indexed addressing modes – **why are they useful?**
- BRA \$12 -- jump to \$12 past current instruction
 - Relative addressing (“rr”) to save a byte and make code relocatable

◆ JSR instruction – Jump to Subroutine

- JSR \$7614 -- jump to address \$7614, saving return address
- JSR Subr_Name
- Supports DIRect (8 bit offset to page 0) and EXTended, as well as indexed addressing
- More about how this instruction works in the next lecture

30

Conditional Branch

◆ Branch on some condition

- Always with RELative (rr 8-bit offset) addressing
 - Look at detailed instruction set description for specifics of exactly what address the offset is added to
- Condition determines instruction name
 - BCC \$08 – branch 8 bytes ahead if carry bit clear
 - BCS Loop – branch to label “Loop” if carry bit set
 - BEQ / BNE – branch based on Z bit (“Equal” after compare instruction)
 - BMI / BPL – branch based on N bit (sign bit)

◆ Other complex conditions that can be used after a CMP instruction

- BGT – branch if greater than
- BLE – branch if less than or equal
- ...

31

Condition Codes

◆ Status bits inside CPU that indicate results of operations

- C = carry-out bit
- Z = whether last result was zero
- N = whether last result was “negative” (highest bit set)
- V = whether last result resulted in an arithmetic overflow

◆ Set by some (but not all instructions)

- CMP – subtracts but doesn’t store result; sets CC bits for later “BGE, BGT” etc
- ADD and most arithmetic operations – sets CC bits
- MOV instructions – generally do **NOT** set CC bits on this CPU
 - But, on a few other CPUs they do – so be careful of this!

32

C & V flags

- ◆ **Carry: did the previous operation result in a carry out bit?**
 - \$FFFF + 1 = \$0000 + Carry out
 - \$7FFF + \$8000 = \$FFFF + No Carry out
 - Carry-in bit, if set, adds 1 to sum for ADC
 - we'll do multi-precision arithmetic later
 - Carry bit is set if there is an *unsigned* add or subtract overflow
 - Result is on other side of \$0000/\$FFFF boundary

- ◆ **Overflow (V): did the previous operation result in a signed overflow?**
 - \$FFFF + 1 = \$0000 no signed overflow (-1 + 1 = 0)
 - \$7FFF + 1 = \$8000 has signed overflow (32767 + 1 → -32768)
 - This is overflow in the normal signed arithmetic sense that you are used to
 - Result is on other side of \$8000/\$7FFF boundary

- ◆ **Note that the idea of “overflow” depends on signed vs. unsigned**
 - Hardware itself is sign agnostic – software has to keep track of data types
 - Carry flag indicates unsigned overflow
 - V flag indicates signed overflow

33

Look For Annotations Showing CC Bits Set

Instruction Set Summary (Sheet 5 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail	HCS12	HCI2	SXHI	NZVC
DBNE <i>abdxs, r0l</i>	(<i>cntr</i>) - 1 ⇒ <i>cntr</i> If (<i>cntr</i>) not = 0, then Branch; else Continue to next instruction Decrement Counter and Branch if ≠ 0 (<i>cntr</i> = A, B, D, X, Y, or SP)	REL (9-bit)	04 1b rr	PPP (branch) PPC (no branch)	PPP	PPP	----	---
DEC <i>opr16a</i> DEC <i>opr0_xysp</i> DEC <i>opr8_xysp</i> DEC <i>opr16_xysp</i> DEC [D] <i>xysp</i> DEC [<i>opr16_xysp</i>]	(M) -\$01 ⇒ M Decrement Memory Location	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	73 hh 1l e3 xb e3 xb ff e3 xb ee ff e3 xb ee ff	IPW0 IPW IPW0 fIPWP fIPWP fIPWP	ROPW IPW IPW0 fIPWP fIPWP fIPWP	----	Δ Δ Δ Δ	
DECA DECB	(A) -\$01 ⇒ A Decrement A (B) -\$01 ⇒ B Decrement B	INH INH	43 53	o o	o o	o o	o o	o o
DES	(SP) -\$0001 ⇒ SP <i>Translates to LEAS -1,SP</i>	IDX	1b 9F	Pf	PP [†]	----	----	
DEX	(X) -\$0001 ⇒ X Decrement Index Register X	INH	09	o	o	o	----	Δ--
DEY	(Y) -\$0001 ⇒ Y Decrement Index Register Y	INH	03	o	o	o	----	Δ--

Assembler to Hex

- ◆ Sometimes (less often these days, but sometimes) you have to write your own assembler!
- ◆ In this course, we want you to do just a little by hand to get a feel
 - LDAB #254

LDAB #opr <i>i</i>	(M) = B	IMM	C6 i1	P	P	---	ΔΔ0-
LDAB opr <i>8a</i>	Load Accumulator B	DIR	D6 dd	rPp	rFP		
LDAB opr <i>16a</i>		EXT	F6 hh ll	rPO	rOP		
LDAB opr <i>8,ysp</i>		IDX	E6 xb	rPp	rFP		
LDAB opr <i>16,ysp</i>		IDX1	E6 xb ff	rPO	rPO		
LDAB [D,ysp]		IDX2	E6 xb ee ff	rPp	rFP		
LDAB [D,ysp]		[D.IDX]	E6 xb	rPp	rFP		
LDAB [opr <i>16,ysp</i>]		[IDX2]	E6 xb ee ff	rPp	rFP		

- Addressing mode is: _____
- Opcode is: _____
- Operand is: _____
- Full encoding is: _____

[Motorola01] 35

Hex to Assembler (Dis-Assembly)

- ◆ If all you have is an image of a program in memory, what does it do?
 - Important for debugging
 - Important for reverse engineering (competitive analysis; legacy components)
- ◆ Start with Hex, and figure out what instruction is
 - AA E2 23 CC

ORAA #opr <i>8i</i>	(A) + (M) = A	IMM	8A i1	P	P	---	ΔΔ0-
ORAA opr <i>8a</i>	Logical OR A with Memory	DIR	9A dd	rPp	rFP		
ORAA opr <i>16a</i>		EXT	BA hh ll	rPO	rOP		
ORAA opr <i>8,ysp</i>		IDX	AA xb	rPp	rFP		
ORAA opr <i>16,ysp</i>		IDX1	AA xb ff	rPO	rPO		
ORAA [D,ysp]		[D.IDX]	AA xb ee ff	rPp	rFP		
ORAA [opr <i>16,ysp</i>]		[IDX2]	AA xb ee ff	rPp	rFP		

- ORAA – one of the indexed versions [Motorola01]
- Need to look up XB value => _____

Table 1. Indexed Addressing Mode Postbyte Encoding (xb)

00	0,X	10	=16,X	20	1,*X	30	1,X*	40	0,Y	50	=16,Y	60	1,*Y	70	1,Y*	80	0,SP	90	=16,SP	A0	1,*SP	B0	1,SP*	C0	0,PC	D0	=16,PC	E0	n,X	F0	n,SP
Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const	
01	1,X	11	=15,X	21	2,*X	31	2,X*	41	1,Y	51	=15,Y	61	2,*Y	71	2,Y*	81	1,SP	91	=15,SP	A1	2,*SP	B1	2,SP*	C1	1,PC	D1	=15,PC	E1	n,X	F1	n,SP
Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const	
02	2,X	12	=14,X	22	3,*X	32	3,X*	42	2,Y	52	=14,Y	62	3,*Y	72	3,Y*	82	2,SP	92	=14,SP	A2	3,*SP	B2	3,SP*	C2	2,PC	D2	=14,PC	E2	n,X	F2	n,SP
Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const	
03	3,X	13	=13,X	23	4,*X	33	4,X*	43	3,Y	53	=13,Y	63	4,*Y	73	4,Y*	83	3,SP	93	=13,SP	A3	4,*SP	B3	4,SP*	C3	3,PC	D3	=13,PC	E3	n,X	F3	n,SP
Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const	
04	4,X	14	=12,X	24	5,*X	34	5,X*	44	4,Y	54	=12,Y	64	5,*Y	74	5,Y*	84	4,SP	94	=12,SP	A4	5,*SP	B4	5,SP*	C4	4,PC	D4	=12,PC	E4	n,X	F4	n,SP
Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const		Sb const		Sb const	pre-inc	Sb const	post-inc	Sb const	

36

Easier Way To Find Op-Code Information

28

[Motorola01]

Table 6. CPU12 Opcode Map (Sheet 1 of 2)

00	15	10	1	20	3	30	3	40	1	50	1	60	3-6	70	4	80	1	90	3	A0	3-6	B0	3	C	
BGND	1	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	II	
01	5	11	11	21	1	31	3	41	1	51	1	61	3-6	71	4	81	1	91	3	A1	3-6	B1	3	C	
MEM	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	II	
02	1	12	#1	22	3/1	32	3	42	1	52	1	62	3-6	72	4	82	1	92	3	A2	3-6	B2	3	C	
INY	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	II	
03	1	13	3	23	3/1	33	3	43	1	53	1	63	3-6	73	4	83	2	93	3	A3	3-6	B3	3	C	
DEY	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	II	
04	3	14	1	24	3/1	34	2	44	1	54	1	64	3-6	74	4	84	1	94	3	A4	3-6	B4	3	C	
loop	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	II	
05	3-6	15	4-7	25	3/1	35	2	45	1	55	1	65	3-6	75	4	85	1	95	3	A5	3-6	B5	3	C	
JMP	2-4	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	II	
06	3	16	4	26	3/1	36	2	46	1	56	1	66	3-6	76	4	86	1	96	3	A6	3-6	B6	3	C	
JMP	EX	3	EX	3	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	II
07	4	17	4	27	3/1	37	2	47	1	57	1	67	3-6	77	4	87	1	97	3	A7	3-6	B7	3	C	
BSR	2	DI	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IH	1	IH	1	IH	1	IH	1	II	
08	1	18	-	28	3/1	38	3	48	1	58	1	68	3-6	78	4	88	1	98	3	A8	3-6	B8	3	C	
INX	1	-	-	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	II	
09	1	19	2	29	3/1	39	2	49	1	59	1	69	#2-4	79	3	89	1	99	3	A9	3-6	B9	3	C	
DEX	1	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	II	
0A	#7	1A	2	2A	3/1	3A	3	4A	#7	5A	2	6A	#2-4	7A	3	8A	1	9A	3	AA	3-6	BA	3	C	
RTC	1	ID	2-4	RL	2	IH	1	EX	4	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	II	
0B	18	1B	2	2B	3/1	3B	2	4B	#7-10	5B	2	6B	#2-4	7B	3	8B	1	9B	3	AB	3-6	BB	3	C	
RTI	1	LEAS	2	BMI	3/1	PSHD	CALL	STAB	STAB	STAB	STAB	ADDA													

Key to Table 6:

Opcode → 00 3 ← Number of HCS12 cycles (# indicates HC12 different)
 Mnemonic → BGND 1 ← Number of bytes
 Address Mode → IH 1

37

Performance – How Many Clock Cycles?

◆ This is not so easy to figure out

- See pages 73-75 of the CPU 12 reference manual

◆ In general, factors affecting speed are:

- Does the chip have an 8-bit or 16-bit memory bus? (Ours has a 16-bit bus)
 - 8-bit bus needs one memory cycle per byte
 - 16-bit bus needs one memory cycle per 2 bytes, but odd addresses only get 1 byte
- How many bytes in the encoded instruction itself?
 - AA E2 23 CC takes 4 bytes of fetching
 - » 2 bus cycles if word aligned
 - » 3 bus cycles if unaligned (but get next instruction byte “for free” on 3rd cycle)
- How many bytes of data
 - Need to read data and, potentially write it
- Is there an instruction prefetch queue that can hide some fetch delay?
- Is it a complicated computation that consumes clock cycles (e.g., division)?

◆ Usual lower bound estimate

- Count up clock cycles for memory touches and probably it takes that or longer

38

Simple Timing Example

◆ ADCA \$1246

- EXT format – access detail is “rPO” for HCS12
 - r – 8-bit data read
 - P – 16-bit program word access to fetch next instruction
 - O – either prefetch cycle or free cycle (memory bus idle) based on alignment
- Total is 3 clock cycles
 - (lower case letters are 8-bits; upper case letters are 16-bit accesses)
 - Simple rule – count letters for best case # of clock cycles

Source Form	Address Mode	Object Code	Access Detail	
			HCS12	M68HC12
ADCA #opr16i	IMM	89 11	P	P
ADCA opr8a	DIR	99 dd	rP	rP
ADCA opr16a	EXT	B9 hh 11	rPO	rOP
ADCA oprx0_xyisp	IDX	A9 xb	rP	rP
ADCA oprx9_xyisp	IDX1	A9 xb ff	rPO	rPO
ADCA oprx16_xyisp	IDX2	A9 xb ee ff	rPP	rPP
ADCA [D,xyisp]	[D,IDX]	A9 xb	rP	rP
ADCA [oprx16,xyisp]	[IDX2]	A9 xb ee ff	rPP	rPP

[Motorola01] 39

Another Timing Example

◆ Recall that “D” is a 16-bit register comprised of A:B

◆ ADDD \$1247, X

- IDX2 format – access detail is “fRPP” for HCS12
 - f – free cycle (to add address to computation performed, memory bus idle)
 - R – 16-bit data read
 - P – 16-bit program word access to fetch next instruction
 - P – 16-bit program word access to fetch next instruction
- Total is 4 or 5 clock cycles
 - 4 for minimum; plus 1 if value of X+\$1247 is odd (straddles word boundaries)

Source Form	Address Mode	Object Code	Access Detail	
			HCS12	M68HC12
ADDD #opr16i	IMM	C3 jj kk	PO	OP
ADDD opr8a	DIR	D3 dd	RPP	RfP
ADDD opr16a	EXT	F3 hh 11	RPO	ROP
ADDD oprx0_xyisp	IDX	E3 xb	Rf	RfP
ADDD oprx9_xyisp	IDX1	E3 xb ff	RPO	RPO
ADDD oprx16_xyisp	IDX2	E3 xb ee ff	fRPP	fRPP
ADDD [D,xyisp]	[D,IDX]	E3 xb	fRPP	fRfP
ADDD [oprx16,xyisp]	[IDX2]	E3 xb ee ff	fRPP	fRfP

[Motorola01] 40

Preview of Labels for Prelab 2

- ◆ **Labels are a convenient way to refer to a particular address**
 - Can be used for program addresses as well as data addresses
 - You know it is a label because it starts in column 1 (“:” is optional)
- ◆ **Assume you are currently assembling to address \$4712**
 - (how you do that comes in the next lecture)

Mylabela:

```
        ABA          ; this is at address $4712
```

Mylabelb:

Mylabelc

```
        PSHA         ; this is at address $4713
```

- The following all do EXACTLY the same thing:
 - JMP \$4713
 - JMP Mylabelb
 - JMP Mylabelc

41

Preview of Assembler Psuedo-Ops

- ◆ **The following are assembler directives, not HC12 instructions**
 - Labels – refer to an address by name instead of hex number
 - ORG: define the address where data/code starts
 - DS: Define Storage (allocate space in RAM)
 - DC: Define Constant (allocate space in ROM/flash)
 - EQU: Equate (like an equal sign for assembler variables)
- ◆ **This is for orientation when looking at code**
 - Specifics in the next lecture

42

Lecture 3 Lab Skills

- ◆ Write an assembly language program and run it
- ◆ Manually convert assembly language to hex
- ◆ Manually convert hex program to assembly language

43

Lecture 3 Review

- ◆ CPU12 programmer model
 - Registers
 - Condition codes
- ◆ Memory Addressing modes
 - Given an instruction using one of the modes described and some memory contents, what happens?
- ◆ Assembly
 - Given some assembly language, what is the hex object code?
 - Given some hex object code, what is the assembly language
- ◆ Simple timing
 - Given an encoded instruction, what is the minimum number of clocks to execute?
 - Be able to count number of letters in the timing column
 - We do not expect you to figure out all the rules for straddling word boundaries etc.
 - Branch cycle counting covered in next lecture

44