

Superscalar* Club Meeting #2

*we really mean: superscalar speculative out-of-order

James C. Hoe

Department of ECE

Carnegie Mellon University

Today's Goal:


One step closer to understanding R10K

References Used


- ★ Popescu, et al., The Metaflow Architecture, 1991.
 - Yeager, MIPS R10K Superscalar Microprocessor, 1996.
-
- Gonzalez, et al., Processor Microarchitecture: An Implementation Perspective, Synthesis Lectures, 2010.
 - Hennessy&Patterson, Computer Architecture: A Quantitative Approach, 5th Edition, 2017.
 - Johnson, Superscalar Microprocessor Design, 1990.
 - Shen&Lipasti, Modern Processor Design: Fundamentals of Superscalar Processors, 2013.

Agree on Terminology btw Us (not a universal agreement)


Program State Views



Execution Stages



Generic Mental Model



Metaflow DRIS


Metaflow Lightning SPARC Processor

- Superscalar fetch, issue, and execution
- Micro-dataflow instruction scheduling
- Register renaming + memory renaming
- Speculative execution with rapid rewinding
- Precise Exceptions


circa 1991

Claimed “Factor of 2-3 performance advantage from architecture”

Metaflow Datapath




ROB Rename Registers



Recall


DRIS is ROB-like

- Circular Queue Structure
- Instructions held in original program order
 - new entry allocated at tail of queue when instruction issues
 - completed entry committed inorder from head of queue to update regfile or memory
- Instruction's position in ROB is its unique *tag*




Color Bit

- Head and tail pointers count around N-entry DRIS using $1 + \log_2(N)$ bit
 - bottom $\log_2(N)$ **index** bits work the way you think
 - top bit **color** bit alternate each round through
- Given indices i and j , i older than j when
 - if (**color**(i) == **color**(j)) then **index**(i) < **index**(j)
 - else **index**(i) \geq **index**(j)



DRIS is also everything else

- **ROB**: inorder record of in-flight instructions
- **Rename Regfile**: **Data** holds lookahead state of **RD**
- **Rename Table (CAM-based)**: given operand **rs**, search **RD** youngest to oldest for re-definition
- **Reservation Station**: if $\neg(\text{Lock1} \mid \mid \text{Lock2})$
- **Address Queue**: . . .



Know everything, look everywhere philosophy . . .

“Issue”: (Decode+Dispatch+Rename)

- A new ID (aka tag) is allocated to each instruction when issued into DRIS
 - ID is index to next free DRIS circular queue entry
- Search DRIS (young to old) to see if **rs1/2** matches **RD** of older entry *i*.
 - if found, set **ID1/2** to *i*; set **Lock1/2** if !**Executed**[*i*]
 - if not found, set **ID1/2** to (?) ; set **RN1/2**=**rs1/2**



Rename: add rd, rs, rt

Let's be a little more precise. You give it a try first.



Rename: add rd, rs, rt

Assume *new* is ID of current instruction


```

    RN1[new]= rs ; RN2[new]= rt ;
default { Locked1[new]= false; Locked2[new]=false;
value   { ID1[new]= "not_valid"; ID2[new]="not_valid"; ??
    forall valid id // over all active DRIS entries
        if ((RD[id] == rs) && Latest[id] )
            ID1[new] = id ;
            Locked1[new]=!Executed[id] ;
    forall valid id
        if ((RD[id] == rt) && Latest[id] )
            ID2[new] = id ;
            Locked2[new]=!Executed[id] ;

```

Source 1			Source 2			Destination		
Lock1	RN1	ID1	Lock2	RN2	ID2	latest	RD	Data

Associative Lookup for Just 1 Rename



Superscalar Rename

- Replicate the previous circuit, 2 per instruction
- All new entries read and update DRIS together
 - replicated circuits all rename relative to same “architectural” view (i.e., from same tail ptr)
 - what happens for 3-wide rename:

add r1, r2, r3		add r1, r1, r3
add r4, r5, r6	vs	add r1, r1, r4
add r7, r8, r9		add r1, r1, r5

- Must do on-the-fly RAW dependence check and re-direct, $O(N^2)$ complexity

Rest is Easy: add rd, rs, rt

RD[*new*] = **rd** ;

forall valid *id* ←

one more CAM

if (**RD**[*id*] == **rd**)


Latest[*id*] = *false* ;

Latest[*new*] = *true* ;

Dispatched[*new*] = *false* ;

Executed[*new*] = *false* ;

FxnU[*new*] = Integer ALU ;



Micro-Dataflow Scheduling

- The scheduler dispatches according to
 - availability of pending instructions' operands
 - availability of the functional units
 - chronological order of the instructions

Is oldest-first the “best” strategy? What is?

- Find instructions such that

`valid[id] && !Locked1[id] && !Locked2[id] &&
!Dispatched[id] && !Executed[id] &&
notBusy(fxnUnit[id])`

Think about the circuits & multiply for superscalar

yet one more CAM

Issue: add rd, rs, rt

- A issued instruction is sent to the functional unit with its operands and its *id*
- Operands come from:
 - DRIS: **Data**[**ID1/2**[*id*]] when **ID1/2**[*id*] is younger than head ptr

in lookahead state

- Regfile: Regfile[**RN1/2**[*id*]] when **ID1/2**[*id*] is older than head ptr (producer was already retired at decode or has since retired)

in inorder state



Writeback/Complete

- A Fxn unit returns both the *result* and the associated *id*

Data[*id*]=*result* ;

Executed[*id*]=*true* ;

- Unlock RAW dependent instructions

– forall *valid i*

if (**ID1**[*i*]== *id*) **Locked1**[*i*]=*false*;

– forall *valid i*

if (**ID2**[*i*]== *id*) **Locked2**[*i*]=*false*;

yes, more CAMs

Source 1			Source 2			Destination		
Lock1	RN1	ID1	Lock2	RN2	ID2	latest	RD	Data


Retire

- Instructions retire from DRIS in order from oldest
 - must be **Dispatched**, wait if not **Executed**
 - not on wrong path
 - no older exceptions, itself could be
- Commit lookahead state to in order state

Regfile[**RD**[*retiree*]] = **Data**[*retiree*]
- Similarly, SW can only write memory when retiring




Logical vs. Physical



The Cost of Implementing DRIS

- To support *N-way* rename per cycle
 - $N \times 3$ associative lookup and read
 - $N \times 2$ indexed read, $N \times 2$ indexed write
- To support *N-way* issue per cycle
 - 1 prioritized associative lookup of N entries
 - N indexed write
 - $N \times 2$ indexed read in DRIS
 - $N \times 2$ indexed read in Regfile
- To support *N-way* complete *per cycle*
 - N indexed write to DRIS
 - $N \times 2$ associative lookup and write in DRIS
- To support *N-way* commit per cycle
 - N indexed lookup in DRIS
 - N indexed write to DRIS
 - N indexed write to Regfile

Why CAM and not MAP Table?




What happens on exception and branch rewind?

Precise Exceptions


- On exception, stop fetching
- Wait until exception oldest in DRIS, set tail ptr to head ptr
- Done!

Does this work for branch rewind?



Rewind cannot wait for the head/oldest


- Set tail ptr to after mispredicted branch to restart . . .
- What about **Latest**?



To Sum Up



- Superscalar, speculative, out-of-order made “easy” by centralizing bookkeeping (if you could know everything at the same time)
- Circuits too elaborate (gratuitous use of large CAM especially) and inefficient (size and critical path) for what need to be accomplished
- On branch rewind
 - identifying younger instructions occupying out-of-order structures by index-comparison too costly
 - how to recovery the “latest” column?
- What is IPC when ILP=1? (paper doesn't say but it is handled the right way)

Issue and Forwarding Timing



from [Gonzalez, et al., 2010]


Scheduling Consumer of Loads



What if LW misses?


from [Gonzalez, et al., 2010]

Forwarding Paths Required



from [Gonzalez, et al., 2010]

Forwarding Path Complexity



from [Gonzalez, et al., 2010]

**Read R10K very, very carefully
for next week**