

18-643 Lecture 1: FPGAs 40 Years Later

James C. Hoe


Department of ECE

Carnegie Mellon University

Housekeeping

- Your goal today: decide if you are coming back . . .
- Notices (all handouts on Canvas)
 - Handout #1: syllabus
 - Handout #2: lab 0, **due noon, Mon 9/7**
 - Complete survey on Canvas, **due noon, Wed 9/2**
- Readings (see lecture schedule online)
 - S. M. Trimberger, “Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology,” Proceedings of the IEEE, March 2015

What is “Field-Programmable” “Gate Array”



First Commercial Product: Xilinx XC2064, circa 1985





FIGURE 4: The world's first FPGA, the XC2064, was implemented on Seiko's 2.5- μm CMOS process. It featured 85,000 transistors forming 64 CLBs and 58 I/O blocks. This 1,000-ASIC-gate equivalent initially ran at a whopping 18 MHz.

[Fig 4, Alfke, et al., "It's an FPGA!" IEEE Solid State Circuits Magazine, 2011]

The other alternative to ASIC . . .



A Quite Wondrous Device

- Make an ASIC from your desk all by yourself
 - no manufacturing NRE (non-recurring eng.) cost
 - faster design time: try out increments as you go
 - less validation time: debug as you go at full speed / can also patch after shipping
- But
 - high unit cost (not for high-volume products)
 - “~10x” overhead in area/speed/power/....
 - RTL-level design abstraction
- Somewhere between ASICs and software

Early FPGA “Growing Pains”

- Real HW designers tapeout ASICs
- It is not programmable if it is not “C”
 - until 2005, CPUs were fast and getting faster
 - after 2005, GPGPU happened
- Where are the killer apps?
 - performance demanding but not too demanding
 - enough volume but not too high
 - high-concurrency but not totally regular
 - functionalities evolve quickly but not too quickly


FPGA technology is inherently a compromise

FPGA Killer Apps Over Time

- ~1990: glue logic, embedded cntrl, interface logic
 - reduce chip-count, increase reliability
 - rapid roll-out of “new” products
- ~2000: DSP and HPC
 - strong need for performance
 - abundant parallelism and regularity
 - low-volume, high-valued
- ~2010: communications and networking
 - require high-throughput and low-latency
 - fast-changing designs and standards
 - price insensitive
 - \$value in field updates and upgrades

*You should ask
what happened
in the 2020s*

“Age of Expansion”



8. Growth of the FPGA addressable market.

[Fig 8, S. M. Trimberger, “Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology.”]

Fast-forward through Moore's Law




Fig. 1. Xilinx FPGA attributes relative to 1988. Capacity is logic cell count. Speed is same-function performance in programmable fabric. Price is per logic cell. Power is per logic cell. Price and power are scaled up by 10 000 $\times$. Data: Xilinx published data.

[Fig 1, S. M. Trimberger, "Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology."]

“Age of Accumulation”





Fig. 11. *Shrinking growth of the FPGA addressable market.*

[Fig 11, S. M. Trimberger, “Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology.”]

Where we are in 2026



100+ billion transistors

- AMD-Xilinx VP1902 for **ASIC prototyping and emulation**
 - 18.5M logic cells
 - 12Tb/s total GTYP (board-level links)
- AMD-Xilinx VP2802 for **telecom signal processing**
 - 9Tb/s total GTM (for remote optical links)
 - 7.3M logic cells + “AI engines” (152 INT8 TOPS)

What motivates me and this course

*Traditionally, FPGAs have been the **bastard stepbrother of ASICs**. They have been forced to act like ASICs and fit themselves into the ASIC development model.*


*. This has meant ignoring their unique strengths: **reprogrammability**, **late binding** and **run-time reconfiguration**.*

Andre DeHon, ISFPGA 2004 Panel

<https://dl.acm.org/doi/10.1145/968280.968281>

**This course is
not about FPGAs as they are
but
using FPGA technology to the fullest**


Don't see FPGAs as RTL targets




[Xilinx Zynq]



[Achronix Speedster]




[Xilinx Versal]



[Altera Agilex]

Need HW Adaptivity within heterogeneous compute

Heterogeneity wasn't always important






Power Wall:

Moore's Law without Dennard Scaling

2013 Intl. Technology Roadmap for Semiconductors



*Under fixed power ceiling, more ops/second
only achievable if lower Joules/op*



Why HW/FPGA better than SW: no overhead


- A processor spends a lot of transistors & energy
 - to present von Neumann ISA abstraction
 - to support a broad application base (e.g., caches, superscalar out-of-order, prefetching, . . .)
- In fact, processor is mostly overhead
 - ~90% energy [Hameed, ISCA 2010, Tensilica core]
 - ~95% energy [Balfour, CAL 2007, embedded RISC]
 - even worse on a high-perf superscalar-OoO proc

*Computing directly in application-specific hardware
can be 10x to 100x more energy efficient*



Why HW/FPGA better than SW: efficiency of parallelism


- For a given functionality, non-linear tradeoff between power and performance
 - slower design is simpler
 - lower frequency needs lower voltage
- ⇒ For the same throughput, replacing 1 module by 2 half-as-fast reduces total power and energy



Good hardware designs derive performance from parallelism

Why ASIC isn't always better than FPGA


- Amdahl's Law: $S_{\text{overall}} = 1 / ((1-f) + f/S_f)$
- $S_{f\text{-ASIC}} > S_{f\text{-FPGA}}$ but $f_{\text{ASIC}} \neq f_{\text{FPGA}}$
- $f_{\text{FPGA}} > f_{\text{ASIC}}$ (when not perfectly app-specific)
 - more flexible design to cover a greater fraction
 - reprogram FPGA to cover different applications




[based on Joel Emer's original comment about programmable accelerators in general]



Differing Tradeoffs and Sweetspots



Optimizing **Perf/Watt** thru Heterogeneity




This is a sign of desperation


Post Dennard Scaling

all designs heterogeneously specialized

Figure 2: Orin System-on-Chip (SoC) Block Diagram




[Orin SoC, Nvidia.com]



[M1 "chip", Apple.com]

What you will work with: Xilinx Zynq SoC FPGA



[<http://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html>]

The questions to carry with you:

- What is the role for FPGAs in computing?
- What does the right FPGA for the role look like?

These are not questions to be asked passively . . .

Check out <https://crossroadsfpga.org>

(sign up for seminar announcements)

Be Forewarned

- The topic area is “unsettled” and in transition
- This is a hard course
 - 4 “training” labs; 1 large open-ended project
 - 1 midterm (1st half)
 - weekly paper reviews (2nd half)
 - you **must** speak up in class
- I am assuming
 - you are into computer hardware
 - you know RTL
 - you are willing to suffer for performance

Go Over Canvas and Syllabus

AI Policy

- Course does not provide AI resources
- No AI use in the classroom
- No AI-use restrictions out of classroom **except** work submitted for grading must come from you personally
- An idea becomes yours if you can remember it for 120 seconds

Learning to use AI is good
Using AI to avoid learning is bad