# 18-447 Lecture 23: Illusiveness of Parallel Performance

James C. Hoe Department of ECE Carnegie Mellon University

18-447-S24-L23-S1, James C. Hoe, CMU/ECE/CALCM, ©2024

# Housekeeping

- Your goal today
  - peel back simplifying assumptions to understand parallel performance (or the lack of)
- Notices
  - HW5, due Friday 4/26 midnight
  - get going on Lab 4, just 8 days left
  - Final Exam, May 3 Friday, 1-3:30pm
- Readings
  - P&H Ch 6
  - LogP: a practical model of parallel computation, Culler, et al. (advanced optional)

# **Format of Final Exam**

- Comprehensive in coverage, HW, labs, assigned readings (from textbooks and papers)
- Types of questions
  - freebies: remember the materials
  - >> probing: understand the materials <<</p>
  - applied: apply the materials in original interpretation
- \*\*150 minutes, 150 points\*\*
  - point values calibrated to time needed
  - closed-book, three 8½x11-in<sup>2</sup> hand-written cribsheets
  - no electronics
  - use pencil or black/blue ink only

#### - No writing on the back of exam packet

18-447-S24-L23-S3, James C. Hoe, CMU/ECE/CALCM, ©2024

#### **Continuing from Last Lecture**

```
    Parallel Thread Code (Last Lecture)

       void *sumParallel(void * id) {
          long id=(long) id;
         psum[id]=0;
          for(long i=0;i<(ARRAY SIZE/p);i++)</pre>
             psum[id]+=A[id*(ARRAY SIZE/p) + i];
       }

    Assumed "+" takes 1 unit-time; everything else free

           T_1 = 10,000
           T_{\infty} = \lceil \log_2 10,000 \rceil = 14
           P<sub>average</sub>=714
```

What would you predict is the real speedup on the 16-core ECE server?

# Need for more detailed analysis

- What cost were left out in **"everything else"**?
  - explicit cost: need to charge for all operations
     (branches, LW/SW, pointer calculations . . . )
  - implicit cost: \*\*communication and synchronization\*\*
- PRAM model (Parallel Random Access Machine) capture cost/rate of parallel processing but assumes
  - zero latency and infinite bandwidth to share data between processors
  - zero processor overhead

to send and receive Useful when analyzing algorithms but not enough for performance tuning 18-447-524-L23-55, James C. Hoe, CMU/ECE/CALCM, ©2024



# **Performance Scaling**

# **Parallelism Defined**

- **T**<sub>1</sub> (work measured in time):
  - time to do work with 1 PE
- $T_{\infty}$  (critical path):
  - time to do work with infinite PEs
  - $T_{\infty}$  bounded by dataflow dependence
- Average parallelism:

 $P_{avg} = T_1 / T_{\infty}$ 

• For a system with **p** PEs

 $T_p \ge \max\{T_1/p, T_\infty\}$ 



x = a + b; y = b \* 2 z =(x-y) \* (x+y)



[Shiloach&Vishkin]

#### "Ideal" Linear Parallel Speedup

• Ideally, parallel speedup linear with p

 $Speedup = \frac{time_{sequential}}{time_{parallel}}$ 



#### **Non-Ideal Speed Up**



# **Parallelism Defined**

- **T<sub>1</sub>** (work measured in time):
  - time to do work with 1 PE
- $T_{\infty}$  (critical path):
  - time to do work with infinite PEs
  - $-T_{\infty}$  bounded by dataflow dependence
- Average parallelism:



• For a system with p PEs

 $T_p \ge max\{T_1/p, T_\infty\}$ 

- When P<sub>avg</sub>>>p
  - $T_p \approx T_1/p$ , aka "linear speedup"

x = a + b; y = b \* 2 z =(x-y) \* (x+y)



# Amdahl's Law: a lesson on speedup

If only a fraction f (of time) is speedup by s



- if f is small, s doesn't matter
- even when f is large, diminishing return on s;
   eventually "1-f" dominates

, James C. Hoe, CMU/ECE/CALCM, ©2024



#### **Non-Ideal Speed Up**

Cheapest algo may not be the most scalable, s.t. time<sub>parallel-algo@p=1</sub> = K·time<sub>sequential-algo</sub> where K>1 and

```
Speedup = p/K
```



#### **Very Non-Ideal Speed Up**



#### **Communication not Free**

- PE may spend extra time
  - in the <u>act of sending or receiving</u> data
  - waiting for data to be <u>transferred</u> from another
     PE
    - latency: data coming from far away
    - bandwidth: data coming thru finite channel
  - waiting for another PE to get to a particular point of the computation (a.k.a. <u>synchronization</u>)

How does communication cost grow with **T**<sub>1</sub>? How does communication cost grow with **p**?

#### **Strong vs. Weak Scaling**

#### • Strong Scaling

- what is S<sub>p</sub> as p increases for constant work, T<sub>1</sub>
   run same workload faster on new larger system
- harder to speedup as (1) p grows toward P<sub>avg</sub> and
   (2) communication cost increases with p
- Weak Scaling
  - what is  $S_p$  as p increases for larger work,  $T_1'=p \cdot T_1$ run a <u>larger</u> workload faster on new larger system
  - $S_{p} = time_{sequential}(p \cdot T_{1}) / time_{parallel}(p \cdot T_{1})$
- Which is easier depends on
  - how  $P_{avg}$  scales with work size  $T_1'$
  - relative scaling of bottlenecks (storage, BW, etc)

# Arithmetic Intensity: Modeling Communication as "Lump" Cost

#### **Not All Parallelism Created Equally**





# **Arithmetic Intensity**

- An algorithm has a cost in terms of operation count
  - runtime<sub>compute-bound</sub> = # operations / FLOPS
- An algorithm also has a cost in terms of number of bytes communicated (ld/st or send/receive)

- runtime<sub>BW-bound</sub> = # bytes / BW

- Which one dominates depends on
  - ratio of FLOPS and BW of platform
  - ratio of ops and bytes of algorithm
- Average Arithmetic Intensity (AI)
  - how many ops performed per byte accessed
  - # operations / # bytes







- Last lecture we said
  - 100 threads perform 100 +'s each in parallel, and
  - between 1~7 (plus a few) +'s each in the parallel reduction
  - **T**<sub>100</sub>= 100 + 7
  - **S**<sub>100</sub>= 93.5
- Now we see (assume 1 op per cycle per thread)
  - AI is a constant, 1 op / 8 bytes (for doubles)
  - Let BW<sub>cyc</sub> be total bandwidth (byte/cycle) shared by threads on a multicore

Perf<sub>P</sub> < min{ p ops/cycle, AI\*BW<sub>cyc</sub> }

useless to parallelize beyond p > BW<sub>cyc</sub>/8

What about a multi-socket system?

#### **Interesting AI Example: MMM**

```
for(i=0; i<N; i++)
for(j=0; j<N; j++)
for(k=0; k<N; k++)
        C[i][j]+=A[i][k]*B[k][j];</pre>
```



- N<sup>2</sup> data-parallel dot-product's
- Assume N is large *s.t.* 1 row/col too large for on-chip
- Operation count:  $\mathbb{N}^3$  float-mult and  $\mathbb{N}^3$  float-add
- External memory access (assume 4-byte floats)
  - 2N<sup>3</sup> 4-byte reads (of A and B) from DRAM

 $- \ldots N^2$  4-byte writes (of **C**) to DRAM ...

• Arithmetic Intensity  $\approx 2N^3/(4 \cdot 2N^3) = 1/4$ 

GTX1080: 8 TFLOPS vs 320GByte/sec

#### More Interesting AI Example: MMM

for (i0=0; i0<N; i0+= $N_{h}$ ) for(j0=0; j0<N; j0+=N<sub>b</sub>) for  $(k0=0; k0 < N; k0 + = N_{b})$  { for(i=i0;i<i0+N<sub>b</sub>;i++) for (j=j0; j<j0+N<sub>h</sub>; j++) for (k=k0; k<k0+N<sub>b</sub>; k++) C[i][j] += A[i][k] \* B[k][j];

- Imagine a 'N/N<sub>b</sub>'x''N/N<sub>b</sub>' MATRIX of N<sub>b</sub>xN<sub>b</sub> matrices
  - inner-triple is straightforward matrix-matrix mult
  - outer-triple is MATRIX-MATRIX mult
- To improve AI, hold  $N_{h}xN_{h}$  sub-matrices on-chip for data-reuse

18-447-S24-L23-S22, James C. Hoe, CMU/ECE/CALCM, ©2024

need to copy block (not shown)

# Al of blocked MMM Kernel (N<sub>b</sub>xN<sub>b</sub>)

```
for (i=i0; i<i0+N<sub>b</sub>; i++)
for (j=j0; j<j0+N<sub>b</sub>; j++) {
    t=C[i][j];
    for (k=k0; k<k0+N<sub>b</sub>; k++)
        t+=A[i][k]*B[k][j];
    C[i][j]=t; need to copy
}
```

- Operation count: N<sub>b</sub><sup>3</sup> float-mult and N<sub>b</sub><sup>3</sup> float-add
- When A, B fit in scratchpad (2xN<sub>b</sub><sup>2</sup>x4 bytes)
  - 2N<sub>b</sub><sup>3</sup> 4-byte on-chip reads (A, B) (fast)
  - 3N<sub>b</sub><sup>2</sup> 4-byte off-chip DRAM read A, B, C (slow)
  - N<sub>b</sub><sup>2</sup> 4-byte off-chip DRAM writeback C (slow)
- Arithmetic Intensity =  $2N_b^3/(4 \cdot 4N_b^2) = N_b/8$



- Al is a function of algorithm and problem size
- Higher AI means more work per communication and therefore easier to scale
- Recall strong vs. weak scaling
  - strong=increase perf on fixed problem sizes
  - weak=increase perf on proportional problem sizes
  - weak scaling easier if AI grows with problem size

18-447-S24-L23-S24, James C. Hoe, CMU/ECE/CALCM, ©2024

# LogP Model: Components of Communication Cost

18-447-S24-L23-S25, James C. Hoe, CMU/ECE/CALCM, ©2024

#### **Not All Parallelism Created Equally**





# LogP

- A parallel machine model with explicit communication cost
  - <u>Latency</u>: transit time between sender and receiver
  - <u>overhead</u>: time used up to setup a send or a receive (cycles not doing computation)
  - gap: wait time in between successive data units sent or received due to limited transfer bandwidth
  - <u>Processors</u>: number of processors, i.e., computation throughput



SHARE=HOWMANY/F

#### Message Passing Example

```
if (id==0)
                           //assume node-0 has A initially
          for (i=1;i<p;i=i+1)</pre>
             SEND(i, &A[SHARE*i], SHARE*sizeof(double));
      else
          RECEIVE(0,A[]) //receive into local array
      sum=0;
       for(i=0;i<SHARE;i=i+1) sum=sum+A[i];</pre>
      remain=p;
      do {
           BARRIER();
           half=(remain+1)/2;
           if (id>=half&&id<remain) SEND(id-half,sum,8);</pre>
           if (id<(remain/2)) {</pre>
              RECEIVE (id+half, &temp);
               sum=sum+temp;
 Relieu
           remain=half;
           ile (remain>1);
                                       [based on P&H Ch 6 example]
            e, CMU/ECE/CALCM, ©2024
18-447-S24-L23-S28.
```

```
1: if (id==0)
2: for (i=1;i<100;i=i+1)
3: SEND(i, &A[100*i], 100*sizeof(double));
4: else RECEIVE(0, A[])
</pre>
```

- assuming no back-pressure, node-0 finishes sending to node-99 after 99× overhead of SEND()
- first byte arrives at node-99 some network latency later
- the complete message arrives at node-99 after 100\*sizeof(double)/network\_bandwidth
- node-99 finally ready to compute after the overhead to RECEIVE()

What if 100\*sizeof(double)/network\_bandwidth

greater than the overhead to **SEND**()?

```
sum=0;
```

How long?

```
for(i=0;i<100;i=i+1) sum=sum+A[i];</pre>
```

- ideally, this step is computed p=100 times faster than summing 10,000 numbers by one processor
- big picture thinking, e.g.,
- is the time saved worth the data distribution cost?
  - if not, actually faster if parallelized less
- fine-tooth comb thinking, e.g.,
  - node-1 begins work first; node-99 begins work last
     ⇒ minimize overall finish time by assigning more
     work to node-1 and less work to node-99
  - maybe latency and bandwidth are different to different nodes

Performance tuning is a craft



```
do {
    BARRIER();
    half=(remain+1)/2;
    if (id>=half&&id<remain) SEND(id-half,sum,8);
    if (id<(remain/2)) {
        RECEIVE(id+half,&temp);
        sum=sum+temp;
    }
    remain=half;
} while (remain>1);
```

• do we need to synchronize each round?

how does one build a **BARRIER()**?

• is this actually faster than if all nodes sent to node-0?

What if **p** is small? What if **p** is very large?

Real answer is a combination of techniques

#### LogP applies to shared memory too



do {
 pthread\_barrier\_wait(...);
 half=(remain+1)/2;
 if (id<(remain/2))
 psum[id]=psum[id]+
 psum[id+half];
 remain=half;
} while (remain>1);

- When C<sub>0</sub> is reading psum[0+half], the value originates in the cache of C<sub>"half"</sub>
  - L: time from C<sub>0</sub>'s cache miss to when data retrieved from the cache of C<sub>"half"</sub> (via cache coherence)
  - g: there is a finite bandwidth between C<sub>0</sub> and C<sub>"half"</sub>

- o: as low as a LW instruction but also pay for stalls

# **Implications of Communication Cost**

- Large **g**—can't exchange a large amount of data
  - must have lots of work per byte communicated
  - only scalable for applications with high AI
- Large o-can't communicate frequently
  - can only exploit coarse-grain parallelism
  - if DMA, amount of data not necessarily limited
- Large L—can't send data at the last minute
  - must have high average parallelism (more work/time between production and use of data)
- High cost in each category limits
  - the kind of applications that can speed up, and
  - how much they can speed up

#### **Parallelization not just for Performance**

Ideal parallelization over N CPUs

 $- T = Work / (k_{perf} \cdot N)$ 

 $- E = (k_{switch} + k_{static} / k_{perf}) \cdot Work$ 

**N**-times static power, but **N**-times faster runtime

$$- P = N (k_{switch} \cdot k_{perf} + k_{static})$$

 Alternatively, forfeit speedup for power and energy reduction by s<sub>frea</sub>=1/N (assume s<sub>voltage</sub> ~s<sub>frea</sub> below)

$$- E'' = (k_{switch} / N^2 + k_{static} / (k_{perf} N)) \cdot Work$$

$$P'' = k_{switch} \cdot k_{perf} / N^2 + k_{static} / N$$

Don-Frono so works with using **N** slower-simpler CPUs

CMU/ECE/CALCM, ©2024

18-447-S24-L23-S35