# 18-447 Lecture 20: ILP to Multicores

James C. Hoe
Department of ECE
Carnegie Mellon University

## Housekeeping

- Your goal today
  - transition from sequential to parallel
  - enjoy (only first part, before OOO, on 447 exam)
- Notices
  - HW4 and Midterm Regrades past due
  - Handout #14: HW5, due Friday 4/28 midnight
  - get going on Lab 4, now 3 weeks left
- Readings (advanced optional)
  - MIPS R10K Superscalar Microprocessor, Yeager
  - Synthesis Lectures: Processor Microarchitecture:
     An Implementation Perspective, 2010
  - Superscalar Club!!

## **Parallelism Defined**


- T<sub>1</sub> (work measured in time):
  - time to do work with 1 PE
- T<sub>∞</sub> (critical path):
  - time to do work with infinite PEs
  - T<sub>∞</sub> bounded by dataflow dependence
- Average parallelism: let's call p

$$P_{avg} = T_1 / T_{\infty}$$
 concurrency

For a system with p PEs

$$T_p \ge \max\{ T_1/p, T_\infty \}$$

• When  $P_{avg} >> p$  $T_p \approx T_1/p$ , aka "linear speedup"



## **ILP:** Instruction-Level Parallelism

• Average ILP = 
$$T_1/T_{\infty}$$
  
= no. instruction / no. cyc required

code1: 
$$ILP = 1$$

i.e., must execute serially

$$code2: ILP = 3$$

i.e., can execute at the same time

code1: 
$$r1 \leftarrow r2 + 1$$
  
 $r3 \leftarrow r1 / 17$   
 $r4 \leftarrow r0 - r3$ 


code2: 
$$r1 \leftarrow r2 + 1$$
  
 $r3 \leftarrow r9 / 17$   
 $r4 \leftarrow r0 - r10$ 

# **Superscalar** Speculative Out-of-Order Execution

## **Exploiting ILP for Performance**


Scalar in-order pipeline with forwarding

- operation latency (OL)= 1 base cycle
- peak IPC = 1 // no concurrency
- require ILP ≥ 1 to avoid stall



## **Superpipelined Execution**

OL = M minor-cycle; same as 1 base cycle
peak IPC = 1 per minor-cycle // has concurrency though
required ILP ≥ M




Achieving full performance requires always finding **M** "independent" instructions in a row

## Superscalar (Inorder) Execution


OL = 1 base cycle peak IPC = N

required ILP ≥ N



Achieving full performance requires finding N "independent" instructions on every cycle

## Lab 4 Aside: 2-way, In-order Superscalar




## Lab4 Aside: Stall and Restart

- E.g., inst **j** cannot advance with **i** from D
  - j not RV32I ALU, or
  - j depends (RAW) on i, or
  - j depends (RAW) on a LW in primary E, i.e., g
- Pipeline stall of F and secondary D in cyc2

сус	(	)	-	L	2	2	3	3	4	4	ļ	5	(	ô	7	7
	Р	S	Р	S	Р	S	Р	S	Р	S	Р	S	Р	S	Р	S
F	g	h	i	j	(k)	(1)	k	ı	m	n	0	р	q	r	S	t
D			g	h	i	(j)	j	bub	k	-	m	n	0	р	q	r
Е					g	h	i	bub	j	bub	k	ı	m	n	0	р
М							g	h	i	bub	j	bub	k	Ι	m	n
W									g	h	i	bub	j	bub	k	1

# Lab 4 Aside: 2-way Branch Predictor Sketch

(no alignment




Predicte PC+8

lookup PC and PC+4

18-447-S23-L20-S11, James C. Hoe, CMU/ECE/CALCM, @2023

## **Limitations of Inorder Pipeline**

- Achieved IPC of inorder pipelines degrades rapidly as NxM approaches ILP
- Despite high concurrency potential, pipeline never full due to frequent dependency stalls!!



### **Out-of-Order Execution**

ILP is scope dependent

ILP=1 
$$\begin{cases} r1 \leftarrow r2 + 1 \\ r3 \leftarrow r1 / 17 \\ r4 \leftarrow r0 - r3 \\ r11 \leftarrow r12 + 1 \\ r13 \leftarrow r19 / 17 \\ r14 \leftarrow r0 - r20 \end{cases}$$
ILP=2

Accessing ILP=2 requires not only (1) larger scheduling window but also (2) out-of-order execution


## Pass this point not on exams

For more, go read "Synthesis Lectures: Processor Microarchitecture: An Implementation Perspective," 2010

# Superscalar Speculative Out-of-Order Execution

## Data Forwarding (or Register Bypassing)

- What does "ADD r<sub>x</sub> r<sub>y</sub> r<sub>z</sub>" mean? Get inputs from RF[r<sub>v</sub>] and RF[r<sub>z</sub>] and put result in RF[r<sub>x</sub>]?
- But, RF is just a part of an abstraction
  - a way to connect dataflow between instructions
     "operands to ADD are resulting <u>values</u> of the last instructions to assign to RF[r<sub>v</sub>] and RF[r<sub>z</sub>]"
  - RF doesn't have to exist/behave as a <u>literal object!!!</u>
- If only dataflow matters, don't wait for WB . . .



## von Neuman vs Dataflow


- Consider a von Neumann program
  - What is the significance of the program order?
  - What is the significance of the storage locations?

```
v := a + b;
w := b * 2;
x := v - w;
y := v + w;
z := x * y;
```

 Dataflow program instruction ordering implied by data dependence



- instruction executes when operands received
- no program counter, no\* intermediate state



## **Instruction Micro-Dataflow**

- Maintain a buffer of many pending instructions,
   a.k.a. reservation stations (RSs)
  - wait for functional unit to be free
  - wait for required input operands to be available
- Decouple execution order from who is first in line (program order)
  - select inst's in RS whose operands are available
  - give preference to older instructions (heuristical)
- A completing instruction (producer) signals dependent instructions (consumer) of operand availability

## Tomasulo's Algorithm [IBM 360/91, 1967]

Dispatch an instruction to a RS slot after decode

decode received from RF either operand

value or placeholder RS-tag


 mark RF dest with RS-tag of current inst's RS slot

 Inst in RS can issue when all operand values ready

 Completing instruction, in addition to updating RF dest,


broadcast its RS-tag and value to all RS slots

RS slot holding matching RS-tag placeholder pickup value



### WAW and WAR

- No WAW and WAR in 5-stage in-order because
  - single write stage
  - write stage at the end (later than any read stage)
  - in-order progression in pipeline



## **Removing False Dependencies**


- With out-of-order execution comes WAW and WAR hazards
- Anti and output dependencies are false dependencies on register names rather than data

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_5 \leftarrow r_3 \text{ op } r_4$ 
 $r_3 \leftarrow r_6 \text{ op } r_7$ 

 With infinite number of registers, anti and output dependencies avoidable by using a new register for each new value

## Register Renaming: Example


### Original



#### Renamed

$$r1 \leftarrow r2 / r3$$
  
 $r4 \leftarrow r1 * r5$   
 $r8 \leftarrow r3 + r6$   
 $r9 \leftarrow r8 - r5$ 

## **On-the-fly HW Register Renaming**



- Maintain mapping from ISA reg. names to physical registers
- When decoding an instruction that updates 'r<sub>x</sub>':
  - allocate unused physical register t<sub>v</sub> to hold inst result
  - set new mapping from 'r<sub>x</sub>' to t<sub>v</sub>
  - younger instructions using 'r<sub>x</sub>' as input finds t<sub>v</sub>
- De-allocate a physical register for reuse when it is never needed again?

^^^^when is this exactly?

$$r1 \leftarrow r2 / r3$$

$$r1 \leftarrow r3 + r6$$

# **Superscalar Speculative Out-of-Order Execution**

## **Control Speculation**

- For want of a large window of instructions
  - if 14% of avg. instruction mix is control flow, what is average distance between control flow?
  - instruction fetch must make multiple levels of branch predictions (condition and target) to fetch far ahead of execution and commit
- Modern CPUs can have over 100 instructions in out-of-order execution scope

#### Question:


- how much more ILP is uncovered with look ahead
- how much useful work is done during look ahead

Ans: not much and not much


## **Speculative Out-of-order Execution**

- A mispredicted branch after resolution must be rewound and restarted <u>ASAP</u>!
- Much trickier than 5-stage pipeline . . .
  - can rewind to an intermediate speculative state
  - a rewound branch could still be speculative and itself be discarded by another rewind!
  - rewind must reestablish both architectural state (register value) and microarchitecture state (e.g., rename table)
  - rewind/restart must be fast (not infrequent)
- Also need to rewind on exceptions . . . .but easier

## **Nested Control Flow Speculation**




# Mis-speculation Recovery can be Speculative



## Instruction Reorder Buffer (ROB)


- Program-order bookkeeping (circular buffer)
  - instructions enter and leave in program order
  - tracks 10s to 100s of in-flight instructions in different stages of execution
- Dynamic juggling of state and dependency
  - oldest finished instruction "commit" architectural state updates on exit
  - all ROB entries considered
     "speculative" due to potential for exceptions and mispredictions




## **In-order vs Speculative State**

- In-order state:
  - cumulative architectural effects of all instructions committed in-order so far
  - can never be undone!!
- Speculative state, as viewed by a given inst in ROB
  - in-order state + effects of older inst's in ROB
  - effects of some older inst's may be pending
- Speculative state effects must be reversible
  - remember both in-order and speculative values for an RF register (may have multiple speculative values)
  - store inst updates memory only at commit time
- Discard younger speculative state to rewind execution to oldest remaining inst in ROB

## You have seen this before



## **Superscalar Speculative OOO All Together**



Read [Yeager 1996, IEEE Micro] if you are interested

## Truth about Superscalar Speculative OOO

- If memory speed kept up with core speed, we would still be building in-order pipelines
- But, by 2005 we were seeing
   e.g., Intel P4 at 4+GHz
- 16KB L1 D-cache
   t<sub>1</sub> = 4 cyc int (9 cycle fp)
- 1024KB L2 D-cache
   t<sub>2</sub> = 18 cyc int (18 cyc fp)
  - Main memory
    - $-t_3 = ~50$ ns or 180 cyc
- Speculative OOO has really been about
  - finding independent work to do after cache hit&miss
  - getting to future cache misses as early as possible
  - overlapping multiple cache misses for BW (aka MLP)

# At the 2005 Peak of Superscalar OOO


	Alpha 21364	AMD Opteron	Intel Xeon	IBM Power5	MIPS R14000	Intel Itanium2
clock (GHz)	1.30	2.4	3.6	1.9	0.6	1.6
issue rate	4	3 (x86)	3 (rop)	8	4	8
pipeline int/fp	7/9	9/11	22/24	12/17	6	8
inst in flight	80	72(rop)	126 rop	200	48	inorder
rename reg	48+41	36+36	128	48/40	32/32	328
transistor (10 <sup>6</sup> )	135	106	125	276	7.2	592
power (W)	155	86	103	120	16	130
SPECint 2000	904	1,566	1,521	1,398	483	1,590
SPECfp 2000	1279	1,591	1,504	2,576	499	2,712

## At peak minus 5 years


	Alpha 21264	AMD Athlon	Intel P4	MIPS R12000	IBM Power3	HP PA8600	SUN Ultra3
clock (MHz)	833	1200	1500	400	450	552	900
issue rate	4	3 (x86)	3 (rop)	4	4	4	4
pipeline int/fp	7/9	9/11	22/24	6	7/8	7/9	14//15
inst in flight	80	72(rop)	<b>126</b> rop	48	32	56	inorder
rename reg	48+41	36+36	128	32+32	16+24	56	inorder
transistor (10 <sup>6</sup> )	15.4	37	42	7.2	23	130	29
power (W)	75	76	55	25	36	60	65
SPECint 2000	518		524	320	286	417	438
SPECfp 2000	590	304	549	319	356	400	427

## Performance (In)efficiency

- To hit "expected" performance target
  - push frequency harder by deepening pipelines
  - used the 2x transistors to build more complicated microarchitectures so fast/deep pipelines don't stall (i.e., caches, BP, superscalar, out-of-order)
- The consequence of performance inefficiency is



## **Efficiency of Parallel Processing**



## At peak plus 1 year


	AMD 285	Intel 5160	Intel 965	Intel Itanium2	IBM P5+	MIPS R16000	SUN Ultra4
cores/threads	2x1	2x2	2x2	2x2	2x2	1x1	2x1
clock (GHz)	2.6	3.03	3.73	1.6	2.3	0.7	1.8
issue rate	3 (x86)	4 (rop)	3 (rop)	6	8	4	4
pipeline depth	11	14	31	8	17	6	14
inst in flight	72(rop)	96(rop)	126(rop)	inorder	200	48	inorder
on-chip\$ (MB)	2x1	4	2x2	2x13	1.9	0.064	2
transistor (10 <sup>6</sup> )	233	291	376	1700	276	7.2	295
power (W)	95	80	130	104	100	17	90
SPECint 2000 per core	1942	(1556*)	1870	1474	1820	560	1300
SPECfp 2000 per core	2260	(1694 <sup>+)</sup>	2232	3017	3369	580	1800

<sup>\*3086/+2884</sup> according to www.spec.org

# At peak plus 3 years

	AMD Opteron 8360SE	Intel Xeon X7460	Intel Itanium 9050	IBM P5	IBM P6	Fijitsu SPARC 7	SUN T2
cores/threads	4x1	6x1	2x2	2x2	2x2	4x2	8x8
clock (GHz)	2.5	2.67	1.60	2.2	5	2.52	1.8
issue rate	3 (x86)	4 (rop)	6	5	7	4	2
pipeline depth	12/ <b>17</b>	14	8	15	13	15	8/12
out-of-order	72(rop)	96(rop)	inorder	200	limited	64	inorder
on-chip\$ (MB)	2+2	9+16	1+12	1.92	8	6	4
transistor (10 <sup>6</sup> )	463	1900	1720	276	790	600	503
power max(W)	105	130	104	100	>100	135	95
SPECint 2006 per-core/tota	14.4/170	<b>22</b> /274	14.5/1534	10.5/197	15.8/1837	10.5/ <b>2088</b>	/142
SPECfp 2006 per-core/tota	18 5/156	22/142	17.3/1671	12.9/229	20.1/1822	25.0/1861	/111

# On to Mainstream Parallelism in Multicores and Manycores



Remember, we got here because we need to compute faster while using less energy per operation