18-447 Lecture 19: Survey of Realworld VM Arch + Decomposition of Meltdown

James C. Hoe Department of ECE Carnegie Mellon University

18-447-S24-L19-S1, James C. Hoe, CMU/ECE/CALCM, ©2024

Housekeeping

- Your goal today
 - Part I: see many realworld, non-textbook examples of "VM"
 - Part II: everything in 447 together in Meltdown
- Notices
 - HW 4, due 4/8
 - Midterm regrades, due 4/3
 - Lab 4, due Thursday 4/25 (No late submissions)
- Readings
 - Synthesis Lecture: Architectural and Operating
 System Support for Virtual Memory (optional)
 - start on P&H Ch 6

A Sampling from B. Jacob and T. Mudge, *Virtual Memory in <u>Contemporary</u> Processors*, IEEE Micro, <u>1998</u>

emphasis on departures from textbook-conceptual norms

EA, VA and PA (IBM Power view)



EA, VA and PA (almost everyone else)



SPARC V9 PTE/TLB Entry

- 64-bit VA + context ID
 - implementation can choose not to map high-order bits (require sign extension in unmapped bits)
 - e.g., UltraSPARC 1 mapped only lower 44 bits
- **PA** space size set by implementation, 2²⁸ max pgs
- <u>64 entry fully associative</u> I-TLB and D-TLB



SPARC TLB Miss Handling

 32-bit V8 used a 3-level hierarchical page table for HW MMU page-table walk



- 64-bit V9 switched to Translation Storage Buffer
 - a software managed, in-DRAM direct-mapped
 "cache" of PTEs (think hashed pg table or SW TLB)
 - <u>HW assisted address generation on a TLB miss</u>
 - TLB miss handler (SW) searches TSB. If TSB misses, a slower TSB-miss handler takes over
 - OS can use any page table structure after TSB

IBM PowerPC (32-bit)



64-bit PowerPC = 64-bit EA -> 80-bit VA \rightarrow 64-bit PA How many segments in 64-bit EA?

IBM PowerPC Hashed Page Table



- HW table walk
 - VPN hashes into a PTE group (PTEG) of 8
 - 8 **PTE**s searched for tag match
 - if not found in first PTEG search a secondary PTEG
 - if not found in 2nd **PTEG**, trap to software handler
- Hashed table structure also used for 64-bit $EA \rightarrow VA$

MIPS R10K

- 64-bit **VA**
 - top 2 bits set kernel/supervisor/user mode
 - additional bits set cache and translation behavior
 - bit 61-40 not translate at all
 (holes and repeats in the VA??)
- 8-bit ASID (address space ID) distinguishes between processes
- 40-bit **PA**
- Translation -

"64"-bit VA and 8-bit ASID \rightarrow 40-bit PA

1 GB mapped (kseg) 0.5 GB unmapped uncached	VA in R2000/3000
0.5 GB unmapped cached	32-bit
bottom 2 GB mapped (normal)	simulified example from

MIPS TLB

- 64-entry fully associative unified TLB
- Each entry maps 2 consecutive VPNs to independent respective PPNs
- Software TLB-miss handling (exotic at the time)
 - 7-instruction page table walk in the best case
 - TLB Write Random: chooses a random entry for TLB replacement
 - OS can exclude low TLB entries from replacement (some translations must not miss)
- TLB entry
 - **N**: noncacheable

 $\frac{VPN_{20}}{PPN_{20}} = \frac{ASID_6}{ndvg} = \frac{O_6}{O_8} R^{200}$ D: dirty (write-enable!!)

G: ignore **ASID**

18-447-S24-L19-S11, James C. Hoe, CMU/ECE/CALCM, ©2024

V: valid

MIPS Bottom-Up Hierarchical Table

- TLB miss vectors to a SW handler
 - page table organization is not hardcoded in ISA
 - ISA favors a chosen reference page table scheme by providing "optional" hardware assistance
- Bottom-Up Table
 - start with 2-level hierarchical table (32-bit case)
 - allocate all L2 tables for all VA pages (empty or not) linearly in the *mapped kseg* space
 - VPN is index into this linear table in VA

This table scales with VA size!! Is this okay?

Bottom-Up Table Walk



notice translation also eats up TLB entries!

18-447-S24-L19-S13, James C. Hoe, CMU/ECE/CALCM, ©2024

User TLB Miss Handling

mfc0 k0,tlbcxt	# move the contents of TLB				
	# context register into k0				
mfc0 k1,epc	# move PC of faulting memory				
	# instruction into k1				
lw k0,0(k0)	# load thru address that was				
	# in TLB context register				
mtc0 k0,entry_lo	# move the loaded value (a PTE)				
	# into the EntryLo register				
tlbwr	# write PTE into the TLB				
	# at a random slot number				
j k1	# jump to PC of faulting				
	# load instruction to retry				
rfe	<pre># restore privilege (in delay slot)</pre>				

HP PA-RISC: PID and AID

- 2-level: 64b $EA \rightarrow$ 96b VA (global) \rightarrow 64b PA
- Variable sized segmented EA→VA translation
- Rights-based access control
 - user controls segment registers (user can generate any VA it wants!!)
 - *in contrast, everyone else controls translation to control what* **VA** *can be reached from a process*
 - each virtual page has an access ID (AID) assigned by OS
 - each process has 8 active protection IDs (PIDs) in privileged HW registers managed by OS
 - a process can access a page only if one of the 8
 PIDs matches the page's AID (think lock and keys)

Intel 80386

• Two-level address translation:

segmented $EA \rightarrow$ global $VA \rightarrow PA$

- User-private 48-bit EA
 - 16-bit **SN** (implicit) + 32-bit **SO**
 - 6 user-controlled registers hold active SNs;
 selected according to usage: code, data, stack, etc
- Global 32-bit VA
 - 20-bit VPN + 12-bit PO
- An implementation defined paged **PA** space

What is very odd about this?

Living with too small VA space

- 32-bit global VA too small to share by processes
 - per-process EA space oddly bigger than VA space
 - until 1990, no one cared
 DOS and Windows
- Later multitasking OS ignore segment protection
 - time-multiplex **global ** VA space for use by 1 process at a time
 - code, data, stack segments always map to entire
 VA space, 0~(2³²-1)
 - set MMU to use a different table on context switch
 - BUT! TLB for VA translation doesn't have ASID; must flush TLB on context switch
- Much later IA32e/Intel 64 added PCID to TLB

18-447-S24-L19-S17, James C. Hoe, CMU/ECE/CALCM, ©2024

A Contemporary Example: RISC-V

• Sv32 (also Sv39, Sv48, Sv48): hierarchical, HWwalked table for each "hart"

31	2	2 21	12 11	0
	VPN[1]	VPN[0]		page offset
	10	10		12

Figure 4.15: Sv32 virtual address.



Figure 4.16: Sv32 physical address.

31	20 19	10 9	8	7	6	5	4	3	2	1	0
PPN[1]	PPN[0]	R	SW	D	A	G	U	X	W	R	V
12	10		2	1	1	1	1	1	1	1	1

Figure 4.17: Sv32 page table entry.

- With hypervisor: $VA \rightarrow Guest PA \rightarrow Supervisor PA$
- Does not define a TLB (*µarch can cache translation*)



Figure 4.27: Sv57 page table entry.

Meltdown in 18-447 Terms

How to "know" the value at a memory location without permission to read it?

VA to PA Translation Flow Chart



VA to PA Translation Flow Chart



How should VM and Cache Interact?



How should VM and Cache Interact?



"Flushing" a Pipeline

privileged mode

	t ₀	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
IF	I ₀	I ₁	I ₂	<mark>ا</mark> ء کج		bub	bub	bub	I _h	l _{h+1}	l _{h+2}
ID		I ₀	I ₁	I ₂	I ₃	bub	bub	bub	bub	I _h	l _{h+1}
EX			I _o	I ₁			bub	bub	bub	bub	l _h
MEM				I ₀	I ₁	I ₂	bub	bub	bub	bub	bub
WB					I ₀	I ₁	I ₂	bub	bub	bub	bub

- Kill faulting and younger inst; drain older inst
- Don't start handler until faulting inst. is oldest
- tromfr Better yet, don't start handler until pipeline is empt

Better to be safe than

"Flushing" a Pipeline

privileged mode



as long as at the end can't • "see" any of it

100s of speculative instructions in flight in modern OOO CPUs



g inst. is oldest

until pipeline is empty where the safe than the safe than the safe than the safe that the safe the safe that the safe t

er to be safe than

Key Idea 3: Inter-Model Compatibility

"a valid program whose logic will not depend implicitly upon time of execution and which runs upon configuration A, will also run on configuration B if the latter includes at least the required storage, at least the required I/O devices"

- Invalid programs not constrained to yield same result
 - "invalid"==violating architecture manual
 - "exceptions" are architecturally defined
- The King of Binary Compatibility: Intel x86, IBM 360 FORME
 - stable software base and ecosystem
 - performance scalability

MU/ECE/CALCM, ©2024

18-447-S24-L19-S27.

[Amdahl, Blaauw and Brooks, 1964]

Key Idea 3: Inter-Model Compatibility

"a valid program whose logic will not depend implicitly upon time of execution and which runs upon

configuration A, will als latter includes at least required I/O devices ...

Invalid programs not

a fundamental tenet that ISA does not care about time; nevertheless, performance is measurable and has information

- "invalid"==violating arcnitecture manual
- "exceptions" are architecturally defined
- The King of Binary Compatibility: Intel x86, IBM 360 FORMED
 - stable software base and ecosystem
 - performance scalability

MU/ECE/CALCM, ©2024

18-447-S24-L19-S28.

[Amdahl, Blaauw and Brooks, 1964]

What cache is in your computer?

- How to figure out what cache configuration is in your computer
 - capacity (C), associativity (a), and block-size (B)
 - number of levels

The presence or lack of a cache should not be detectable by functional behavior of software

But you could tell if you measured execution time to infer the number of cache misses

FROM IS

What cache is in your computer?

- How to figure out what cache configuration is in
 - your cc Cache invisible architecturally, but performance
 - capa "side-effect" easily detectable using timer
 - number of levels

The presence or lack of a cache should not be detectable by functional behavior of software

But you could tell if you measured execution time to infer the number of cache misses

Timing side-channel attack: infer read-value without "seeing" by running code to cause hit/miss based on unseen value

18-447-S24-L19-S30, J

FROM INTER

MU/ECE/CALCM, ©2024

MIPS R10K

- 64-bit virtual address
 - top 2 bits set kernel/supervisor/user mode
 - additional bits set cache and translation
 behavior
 - bit 61-40 not translate at all
 (holes and repeats in the VA??)
- 8-bit ASID (address space ID) distinguishes between processes
 - 40-bit physical address
- Translation -

4"-bit VA and 8-bit ASID \rightarrow 40-bit PA

18-447-S24-L19-S31,

CMU/ECE/CALCM, ©2024

R2000/3000 $1 \, \text{GB}$ mapped (kseg) Х: VA in I 0.5 GB unmapped uncached 2-bit 0.5 GB unmapped cached \mathbf{m} simplified example from bottom 2 G B mapped (normal)



CMU/ECE/CALCM, ©2024

18-447-S24-L19-S32

Control Speculation: PC+4



Control Speculation: PC+4



 Inst_h is
 Sn branch

 18-447-524-L19-534, Jx
 MU/ECE/CALCM, ©2024

When inst_h branch resolves

- branch target (Inst_k) is fetched
- flush instructions fetched since inst_h ("wrong-path")

0xffff0000

FIFO

Idempotency and Side-effects

 Loading from real memory location M[A] should return most recent value stored to M[A]

 \Rightarrow writing M[A] once is the same as writing M[A] with same value multiple times in a row

 \Rightarrow reading M[A] multiple times returns same value

This is why memory caching works!!

- LW/SW to mmap locations can have side-effects
 - reading/writing mmap location can imply commands and other state changes
- consider a FIFO example FORMESS

MU/ECE/CALCM, ©2024

- SW to 0xffff0000 pushes value
- LW from 0xffff0000 returns popped value

What happens if 0xffff0000 is cached?

18-447-S24-L19-S35.

Idempotency and Side-effects

- Meltdown vulnerability not a bug but an ISA-allowed simplification—no fast kill after exception as with BP miss
- Same issue doesn't arise with MMIO—ISA disallows spurious read if PTE says "uncacheable" or "side-effect" Not a "bug" but something is very wrong!!!
 - LW/SW to mmap locations can have side-effects
 - reading/writing mmap location can imply commands and other state changes
- consider a FIFO example FROM
 - SW to 0xffff0000 pushes value
 - LW from 0xffff0000 returns popped value

What happens if 0xffff0000 is cached?

18-447-S24-L19-S36.

MU/ECE/CALCM, ©2024



FIFO

How to fix this . . .