# 18-447 Lecture 16: Cache Design in Context (Uniprocessor)

James C. Hoe Department of ECE Carnegie Mellon University

18-447-S24-L16-S1, James C. Hoe, CMU/ECE/CALCM, ©2024

# Housekeeping

- Your goal today
  - understand cache design and operation in context
  - focus on uniprocessor for now
- Notices
  - HW 4, out next week
  - Lab 3, due next week
  - Final Exam, Fri, May 3<sup>rd</sup>, 1pm
  - Midterm regrade due Monday 4/3 noon

#### Follow Canvas instructions carefully!!

- Readings
  - P&H Ch 5

## **Recap: Basic Cache Parameters**

- M = 2<sup>m</sup> : size of address space in bytes example values: 2<sup>32</sup>, 2<sup>64</sup>
- G=2<sup>g</sup> : cache access granularity in bytes example values: 4, 8
- C : "capacity" of cache in bytes example values: 16 KByte (L1), 1 MByte (L2)
- **B** = 2<sup>b</sup>: "block size" in bytes
  - example values: 16 (L1), >64 (L2)
- a: "associativity" of the cache
  - example values: 1, 2, 4, 5(?),... "C/B"
- "map": addr to idx and b.o.

C/a should be a 2-power

ISA

# **Recap: Address Map for <u>Typical</u> Locality**



# M=2<sup>32</sup>, a=2, C=1K, B=4, G=2

18-447-S24-L16-S5, James C. Hoe, CMU/ECE/CALCM, ©2024

#### M=2<sup>32</sup>, a=2, C=1K, B=4, G=2: "textbook" solution



18-447-S24-L16-S6, James C. Hoe, CMU/ECE/CALCM, ©2024

#### Same cache parameters but tune for "narrower" data <u>SRAM banks</u>



Can you make the tag SRAMs taller/narrower also?

#### Same cache parameters but tune for "fatter" data <u>SRAM banks</u>



Can you make the tag SRAMs shorter/wider also?

#### Same cache parameters but each block frame is interleaved over 2 <u>SRAM banks</u>



# 3'C worksheet: a=1, B=1, C=2, G=1

addr	set#	which C?	set[2]	F.A. + Belady
0x0	0	compulsory	[-,-] → [0,-]	$\{ \} \rightarrow \{0\}$
0x2	0			
0x0	0			
0x2	0			
0x1	1			
0x0	0			
0x2	0			
0x0	0			

# 3'C worksheet: a=1, B=1, C=2, G=1

addr	set#	which C?	set[2]	F.A. + Belady
0x0	0	compulsory	[-,-] → [0,-]	$\{ \} \rightarrow \{0\}$
0x2	0	compulsory	[0,-] → [2,-]	$\{0\} \rightarrow \{0,2\}$
0x0	0	conflict	[2,-] → [0,-]	{0,2} <sub>hit</sub>
0x2	0	conflict	[0,-] → [2,-]	{0,2} <sub>hit</sub>
0x1	1	compulsory	[2,-] → [2,1]	$\{0,2\} \rightarrow \{0,1\}$
0x0	0	conflict	$[2,1] \rightarrow [0,1]$	{0,1} <sub>hit</sub>
0x2	0	capacity	$[0,1] \rightarrow [2,1]$	$\{0,1\} \rightarrow \{0,2\}$
0x0	0	conflict	$[2,1] \rightarrow [0,1]$	{0,2} <sub>hit</sub>

# The Cache and You (simple, single core from Lab)

#### **The Context**



<sup>[</sup>Based on original figure from P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]

## **Programmer-Visible State** (aka Architectural State)



# Adding Caches to In-order Pipeline

- On I-fetch and LW assuming 1-cyc SRAM lookup
  - if hit, just like magic memory
  - if miss, stall pipeline until cache ready
- On SW also assuming 1-cycle SRAM lookup
  - if miss, stall pipeline until cache ready (must we??)
  - if hit, ???...
- For SW, need to check tag array to ascertain hit before committing to write data array
  - data array write happens in the next cycle
  - if SW is followed immediately by LW

#### $\Rightarrow$ structural hazard on data array $\Rightarrow$ stall, whom?

forward

# **Store Buffer**

- Why stall when memory port is usually free?
- After tag array hit, buffer SW address and data until next free data array cycle (not used by LW)
  - younger LW keep going (reorder w. buffered SW)
  - Must not evict buffered SW's target cache block
- Memory dependence and forwarding
  - younger LW must check against pending SWaddresses in store buffer (CAM) for RAW dependence

endence if RAW idata data v-data data v-data DATA youngest matching SW data

# Must wait for a miss? (uniprocessor)

- In-order pipeline must stall for LW-miss
- Younger instructions can move ahead of SW-miss
  - except LW to same address; if so, stall or forward
  - additional SW-misses to same and different addr's can be "completed" from pipeline's view
- Modern out-of-order execution supports nonblocking miss handling for both LW and SW
  - too expensive to stall (CPU/memory speed gap)
  - significant complexity in
    - detecting and resolving memory dependencies
    - constructing precise exception state

# Details and more details when building a cache for real

# Basic Operation Ans (1): demand-driven



# Write-Through Cache

- On write-hit in L<sub>i</sub>, should L<sub>i+1</sub> be updated?
- If yes, L<sub>i</sub> is write-through
  - simple management (discard on replacement)
  - external agents (DMA and other proc's) see up-todate values in L<sub>i+1</sub> (e.g., DRAM)
- With write-through, on a write-miss, should a cache block be allocated in L<sub>i</sub> (aka write-allocate)?
- Write-through to DRAM not viable today
   3.0GHz, IPC=2, 10% SW, ~8byte/SW ⇒ ~5GB/s/core
   L1 (w. parity) write-through to L2 (w. ECC) is in use

## Write-Back Cache

- Hold changes in L<sub>i</sub> until block is displaced to L<sub>i+1</sub>
  - on read or write miss, entire block is brought into L<sub>i</sub>
  - LWs and SWs hit in  $L_i$  until replacement
  - on replacement,  $L_i$  copy written back out to  $L_{i+1}$

adds latency to load miss stall

- "Dirty" bit optimization
  - keep per-block status bit to track if a block has been modified since brought into L<sub>i</sub>
  - if not dirty, no write-back on replacement
- What if a DMA device wants to read a DRAM location with a dirty cached copy?

How to find out? How to access?

# Write-Back Cache and DMA

- DRAM not always up-todate if write-back
- DMA should see up-to-date value (aka, cache coherent)
- Option 1: SW flushes whole cache or specific blocks before programming DMA
- Option 2: cache monitors snoop bus for external requests
  - ask request to a dirty location to "retry"
  - write out dirty copy before request is repeated

18-447-S24-L16-S22, James C. Hoe, CMU/ECE/CALCM, ©2024



# **Idempotency and Side-effects**

• Loading from real memory location M[A] should return most recent value stored to M[A]

⇒ writing M[A] once is the same as writing M[A] with same value multiple times in a row

- ⇒ reading M[A] multiple times returns same value This is why memory caching works!!
- LW/SW to mmap locations can have side-effects
  - reading/writing mmap location can imply commands and other state changes
  - e.g., a mmap device that is a FIFO
    - SW to 0xffff0000 pushes value
    - LW from 0xffff0000 returns popped value

What happens if 0xffff0000 is cached?

James C. Hoe, CMU/ECE/CALCM, ©2024



## **Programmer-Visible State** (aka Architectural State)



# **Harvard vs Princeton Architecture**

- Historically
  - "Harvard" referred to Aiken's Mark series with separate instruction and data memory
  - "Princeton" referred to von Neumann's unified instruction and data memory
- Contemporary usage: split vs unified "caches"
- L1 I/D caches commonly split and asymmetrical
  - double bandwidth and no-cross pollution on disjoint I and D footprints
  - I-fetch smaller footprint, high-spatial locality and read-only  $\Rightarrow$  I-cache smaller, simpler

what about self-modifying code?

• L2 and L3 are unified for simplicity

18-447-S24-L16-S25, James C. Hoe, CMU/ECE/CALCM, ©2024

# **Multi-Level Caches**



a few pclk latency
many GB/sec on random word accesses

Intermediate cache levels bridge <u>latency</u> and <u>bandwidth</u> gap between L1 and DRAM

- hundreds of pclk latency
- ~GB/sec on sequential block accesses

# aBC of Multi-Level Cache Design

- Upper-level caches (L1)
  - small C: upper-bound by SRAM access time
  - smallish B: upper-bound by C/B effects
  - a: required to counter C/B effects
- Lower-level caches (L2, L3, etc.)
  - large C: upper-bound by chip area
  - large **B**: to reduce tag storage overhead
  - a: upper bound by complexity and speed
- New very large (10s MB) on-chip caches on are distributed structures
  - same basic notions of ways and sets
  - but they don't look or operate anything like "textbook"

family-technical-overview]

us/articles/intel-xeon-processor-scalable-

https://software.intel.com/en

#### **Modern Last-Level Cache (LLC)**



- Disaggregated, asynchronous; partitioned by address; shared by all cores within a socket
- Hold, fast "coherent" copies of local and remote DRAM locations

Departure from classic uniproc. hierarchy

# **Inclusion Principle**

- Classically, L<sub>i</sub> contents is always a subset of L<sub>i+1</sub>
  - if an address is important enough to be in L<sub>i</sub>, it must be important enough to be in L<sub>i+1</sub>
  - external agents (DMA and other proc's) only have to check the lowest level to know if an address is cached—do not need to consume L1 bandwidth
- Inclusion no longer taken as a given
  - nontrivial to maintain if  $L_{i+1}$  has lower associativity
  - too much redundant capacity in multicore with many per-core L<sub>i</sub> and shared L<sub>i+1</sub>
  - Last-level cache "directories" track cached addr

## **Inclusion Violation Example**



# Aside: Victim "Cache"

- High-associativity is an expensive solution to avoid conflicts in a few sets only
- Augment a low-associative main cache with a very small but fully associative victim cache
  - blocks evicted from main cache is first held in victim cache
  - if an evicted block is referenced again soon, it is returned to main cache
  - if an evicted block doesn't get referenced again, it will eventually be displaced from victim cache to next level
     Plays a different role outside of standard

memory hierarchy stacking

# **Aside: Software-Assists**

- Separate "temporal" vs "non-temporal" hierarchy
  - exposed in the ISA (e.g., Intel IA64 below)
  - load and store instructions include hints about where to cache on a cache miss
  - "hint" only so implementation could support a subset or none of the levels and actions



# **Test yourself**

Optional Reading: "Measuring Cache and TLB Performance and Their Effect on Benchmark Run Times," Saavedra and Smith, 1995.

# What cache is in your computer?

- How to figure out what cache configuration is in your computer
  - capacity (C), associativity (a), and block-size (B)
  - number of levels
- The presence or lack of a cache should not be detectable by functional behavior of software
- But you could tell if you measured execution time to infer the number of cache misses

#### Capacity Experiment: assume 2-power C

- For increasing Range = 1,2,4,8,16,...
  - allocate a buffer of size R
  - repeatedly {read every byte in buffer in sequence}
  - measure average read time in steadystate
- Analysis
  - for small R≤C, expect all reads to hit
  - for large R>C, expect reads to miss and detect corresponding jump in average memory access time
- If continuing to increase R, read time jumps again when buffer size spills out to next cache level

Warning: timing won't be perfect when you try this

## Block Size Experiment: knowing C

- Allocate a buffer of size R >> C
- For increasing **S**=1,2,4,8....,
  - repeatedly {read every S'th byte in buffer in sequence}
  - measure average read time in steadystate
- Analysis
  - since R>>C, expect first read to a block to miss when revisiting a block
  - reads to same block in same round should hit
  - expect increasing average read time for increasing
     S until S≥B (no reuse in block)

#### Associativity Experiment: knowing C

- For increasing **R**, where **R** is a multiple of **C** 
  - allocate a buffer of size R
  - repeatedly {read every C'th byte in buffer in sequence}
- Analysis
  - all R/C references map to the same set
  - for small **R** s.t. ( $\mathbf{R}/\mathbf{C}$ )≤**a**, expect all reads to hit
  - for large R s.t. (R/C)>a, expect some reads to miss since touching more addresses than ways

note: 100% cache miss if LRU is used

How to detect associativity for lower-level caches?

# Know your cache

- What else can you tell?
  - write-back vs write-through/write-allocate
  - unified vs. split design
  - I-cache C, B, a
  - t<sub>i</sub>
  - replacement policy of associative caches
- Same mental exercise is required to control cache use in performance tuning

Caveat: experiments may not predict behaviors exactly for modern CPUs with virtual memory, complex hierarchies, and prefetchers