## **18-447 Lecture 14: Memory Hierarchy**

James C. Hoe Department of ECE Carnegie Mellon University

18-447-S24-L14-S1, James C. Hoe, CMU/ECE/CALCM, ©2024

## Housekeeping

- Your goal today
  - understand memory system and memory hierarchy design in big pictures
- Notices
  - Lab 3 started, due week 10
  - HW 3, due Wed, solution posted
  - HW 4, out on week 10
  - Midterm 1, Wed 3/13, covers up to Lec 12
- Readings
  - P&H Ch5 for the next many lectures

#### **Wishful Memory**

- So far we imagined
  - a program owns contiguous 4GB private memory

16 ExaByte if RV64I

- a program can access anywhere in 1 proc. cycle
- We are in good company

4.1. Ideally one would desire an indefinitely large memory c pacity such that any particular aggregate of 40 binary digits. word (cf. 2.3), would be immediately available—i.e. in a tin

---- Burks, Goldstein, von Neumann, 1946

### **The Reality**

 Can't afford/don't need as much memory as size of address space

RV32I said 4GB addr "space" not 4GB memory

- Can't find memory technology that is affordable in GByte and also cycle in GHz
- Most systems multi-task several programs
- But, "magic" memory is nevertheless a useful approximation of reality due to
  - memory hierarchy: <u>appear</u> large and fast cover this part first
  - virtual memory: <u>appear</u> contiguous and private

## Memory Hierarchy: The Principles at Work

magnitude only &

#### The Law of Storage

- **Bigger is slower** 
  - SRAM @ sub-nsec 512 Bytes - SRAM KByte~MByte @ nsec – DRAM @ ~50 nsec GByte - SSD TByte @ msec – Hard Disk TByte @~10 msec
- Faster is more expensive (dollars and chip area) Note: order-of-
  - ~\$10K per GByte – SRAM ~\$10 per GByte - DRAM
  - ~\$0.1 per GByte – "Drives"

changes with time How to make memory bigger, faster and cheaper?

## **Memory Locality**

- "Typical" programs have strong locality in memory references—instruction and data we put them there ... loops, arrays, and structs ...
- Temporal: after accessing **A**, how many other distinct addresses before accessing **A** again
- Spatial: after accessing A, how many other distinct addresses before accessing a "near-by" B
- Corollary: a program with strong temporal and spatial locality must be accessing only a compact "working set" at a time

#### Memoization

- If something is costly to compute, save the result to be reused
- With poor reuse
  - storing a large number of different results that are rarely or never reused
  - locating the needed result from a large number of stored ones can itself become as expensive as computing
- With strong reuse
  - storing just a small number of frequently used results can avoid most recomputations

#### **Cost Amortization**

- overhead: one-time cost to set up
- **unit-cost**: cost for each unit of work
- total cost = overhead + unit-cost x N
- average cost = total cost / N

= (overhead / N) + unit-cost the essence of amortization

With memoization, night up-moments of the second se

#### **Putting the principles to work**

#### **Memory Hierarchy Concept**



## **Managing Memory Hierarchy**

- Copy data between levels explicitly and manually
  - vacuum tubes vs Selectron (von Neumann paper)
  - "core" vs "drum" memory in the 50's
  - "scratchpad" SRAM used on modern embedded and DSP

Register file is a level of storage hierarchy

- Single address space, automatic management
  - as early as ATLAS, 1962
  - common in today's fast processor with slow DRAM
  - programmers don't need to know about it for <u>typical</u> programs to be <u>both fast and correct</u>

What about atypical programs?

#### **Modern Storage Hierarchy**



18-447-S24-L14-S13, James C. Hoe, CMU/ECE/CALCM, ©2024

cheaper per byte

#### **Memory Hierarchy Design Problem**



## **Memory Hierarchy Degrees of Freedom**

- DRAM
  - optimized for capacity-per-dollar (cost)
  - T<sub>DRAM</sub> is essentially same regardless of capacity
- SRAM
  - optimized for latency at given capacity
  - tunable tradeoff between capacity and latency possible,  $\mathbf{t} = O(\sqrt{\text{capacity}})$
- Memory hierarchy bridges the difference between CPU speed and DRAM speed
  - $T_{pclk} \approx T_{DRAM} \Rightarrow$  no hierarchy needed
  - $T_{pclk} \ll T_{DRAM} \Rightarrow$  one or more levels of increasingly larger but slower SRAMs to minimize  $T_1$

#### **Average Memory Access Time**

- Memory hierarchy level L<sub>1</sub> has raw access time of t<sub>1</sub>
- Average access time **T**<sub>1</sub> is longer than **t**<sub>1</sub>
  - a chance (hit-rate  $h_1$ ) you find what you want  $\Rightarrow t_1$
  - a chance (miss-rate  $m_1$ ) you don't find it  $\Rightarrow t_1 + T_2$
  - $T_1 = h_1 \cdot t_1 + m_1 \cdot (t_1 + T_2)$  and  $h_1 + m_1 = 1.0$
- In general

$$T_{i} = h_{i} \cdot t_{i} + m_{i} \cdot (t_{i} + T_{i+1})$$

$$T_{i} = t_{i} + m_{i} \cdot T_{i+1} \leftarrow m_{i+1}$$
"miss penalty"

Note: h<sub>i</sub> and m<sub>i</sub> are of references missed at L<sub>i-1</sub>

**h**<sub>bottom-most</sub>=1.0

## $\mathbf{T}_{i} = \mathbf{t}_{i} + \mathbf{m}_{i} \cdot \mathbf{T}_{i+1}$

Goal: achieve desired T<sub>1</sub> within allowed cost

 $T_i \approx t_i$  is not a goal

- Keep  $t_i \text{ low} \Rightarrow$  less capacity, more expensive
- Keep m<sub>i</sub> low
  - increase capacity C<sub>i</sub> lowers m<sub>i</sub>, but increases t<sub>i</sub>
  - lower m<sub>i</sub> by smarter management, e.g.,
    - replacement: anticipate what you don't need
    - prefetching: anticipate what you will need
- Keep T<sub>i+1</sub> low
  - reduce t<sub>i+1</sub> with faster next level memory leads to increased cost and/or reduced capacity
  - Maybe better solved by adding intermediate levels

## Intel P4 Example (very fast, very deep pipeline)

- 90nm, 3.6 GHz
- 16KB L1 D-cache

- t<sub>1</sub> = 4 cyc int (9 cycle fp)

• 1024KB L2 D-cache

- t<sub>2</sub> = 18 cyc int (18 cyc fp)

• Main memory

- t<sub>3</sub> = ~ 50ns or 180 cyc

- Notice:
  - L1 is very small
  - best case latency is not 1 cycle
  - worst case access latency is actually 300+ cycles
    - depending on exactly what happens

18-447-S24-L14-S18, James C. Hoe, CMU/ECE/CALCM, ©2024

if m<sub>1</sub>=0.1, m<sub>2</sub>=0.1 T<sub>1</sub>=7.6, T<sub>2</sub>=36

if m<sub>1</sub>=0.01, m<sub>2</sub>=0.01 T<sub>1</sub>=4.2, T<sub>2</sub>=19.8

if m<sub>1</sub>=**0.05**, m<sub>2</sub>=0.01 T<sub>1</sub>=5.00, T<sub>2</sub>=19.8

if m<sub>1</sub>=0.01, m<sub>2</sub>=**0.50** T<sub>1</sub>=5.08, T<sub>2</sub>=108

#### Working Set/Locality/Miss Rate



## **Don't Forget Bandwidth and Energy**

- Assume RISC pipeline 1GHz and IPC=1
  - 4GB/sec of instruction fetch bandwidth
  - 1GB/sec load and 0.6GB/sec store (if 25% LW and 15% SW, Agerwala&Cocke)
  - multiply by number of cores if multicore
- DDR4 ~20GB/sec/channel (under best-case access pattern) and ~10 Watt at full blast
- With memory hierarchy

## $\mathbf{BW}_{i+1} = \mathbf{BW}_1 \cdot \prod_1^i \mathbf{m}_j$

Critical for multicore and GPU

## Aside: Why is DRAM slow?

- DRAM fabrication at forefront of VLSI, but scaled with Moore's law in <u>capacity and cost</u> not speed
- Between 1980 ~ 2004
  - 64K bit  $\rightarrow$  1024M bit (exponential ~55% annual)
  - 250ns  $\rightarrow$  50ns (linear)
- A deliberate engineering choice
  - memory capacity needs to grow linearly with processing speed in a balanced system
  - DRAM/processor speed difference reconcilable by SRAM cache hierarchies (L1, L2, L3, .....)

Pareto-optimal faster/smaller/more-costly DRAM do exist

#### Now we can talk about caches . . .

Generically in computing, any structure that "memoizes" frequently repeated computation results to save on the cost of reproducing the results from scratch, e.g. a web cache

#### **Cache in Computer Architecture**

- An invisible, automatically-managed memory hierarchy
- Program expects reading M[A] to return mostrecently written value, with or without cache
- Cache keeps "copies" of frequently accessed DRAM memory locations in a small fast memory
  - service load/store using fast memory copies if found
  - transparent to program if memory idempotent (L13)
  - funny things happen if mmap'ed or if memory can change (e.g., by other cores or DMA)

#### **Cache Interface for Dummies**



- Like the magic memory
  - present address, R/W command, etc
  - result or update valid after a short/fixed latency
- Except occasionally, cache needs more time
  - will become valid/ready eventually
  - what to do with pipeline until then? Stall!!

#### **Memory Hierarchy in Concept**



#### **Bottomline Issues**

- Potentially M=2<sup>m</sup> bytes of memory, how to keep "copies" of most frequently used locations in C bytes of fast storage where C << M</li>
- Basic issues (intertwined)
  - (1) when to cache a "copy" of a memory location
  - (2) where in fast storage to keep the "copy"
  - (3) how to find the "copy" later on (*LW* and *SW* only give indices into **M**)
- Viable solutions must be fast and efficient

## Basic Operation Ans (1): demand-driven



#### **Basic Cache Parameters**

 M = 2<sup>m</sup>: size of address space in bytes example values: 2<sup>32</sup>, 2<sup>64</sup>

 G=2<sup>g</sup> : cache access granularity in bytes example values: 4, 8

• C : "capacity" of cache in bytes example values: 16 KByte (L1), 1 MByte (L2)



### **Direct-Mapped Placement (first try)**

#### lg<sub>2</sub>M-bit address



# Storage Overhead and **Block Size**

- For each cache block of G bytes, also storing "t+1" bits of tag (where t=lg<sub>2</sub>M-lg<sub>2</sub>C)
  - − if M=2<sup>32</sup>, G=4, C=16K=2<sup>14</sup>
  - $\Rightarrow$  t=18 bits for each 4-byte block
    - 60% overhead; 16KB cache actually 25.5KB SRAM
- Solution: "amortize" tag over larger **B**-byte block
  - manage B/G consecutive words as indivisible unit
  - − if M=2<sup>32</sup>, B=16, G=4, C=16K
  - $\Rightarrow$  t=18 bits for each 16-byte block
    - 15% overhead; 16KB cache actually 18.4KB SRAM
  - spatial locality also says this is good (Q1: when)
- Larger caches wants even bigger blocks

### **Direct-Mapped Placement (final)**

#### lg<sub>2</sub>M-bit address



C/a should be a 2-power

#### **Basic Cache Parameters**

- M = 2<sup>m</sup> : size of address space in bytes
  - example values:  $2^{32}$ ,  $2^{64}$
- **G=2<sup>g</sup>** : cache access granularity in bytes example values: 4, 8
- **C** : "capacity" of cache in bytes example values: 16 KByte (L1), 1 MByte (L2)
- **B** = 2<sup>b</sup>: "block size" in bytes example values: 16 (L1), >64 (L2)
- , si une cache example values: 1, 2, 4, 0, ,,,, "C/B" to • a: "associativity" of the cache

18-447-S24-L14-S32, James C. Hoe, CMU/ECE/CALCM, ©2024

mplementation

SA