18-447 Lecture 11: Interrupt and Exception

James C. Hoe Department of ECE Carnegie Mellon University

18-447-S24-L11-S1, James C. Hoe, CMU/ECE/CALCM, ©2024

Housekeeping

- Your goal today
 - understand the simplicity of interrupt mechanisms in HW and appreciate its powerful uses by SW
 - first peek outside of the "user-level" abstraction
- Notices
 - Lab 2, status check this week, due next week
 - HW 3, due **Wed** 3/13 (Handout #8)
 - Midterm 1, Wed 3/13, covers up to Lec 1312
- Readings
 - P&H Ch 4

Format of the Midterm

- Covers lectures (L1~L1312), HW, labs, assigned readings (from textbooks and papers)
- Types of questions
 - freebies: remember the materials
 - >> probing: understand the materials <<</p>
 - applied: apply the materials in original interpretation
- **90 minutes, 90 points**
 - point values calibrated to time needed
 - closed-book, one 8½x11-in² hand-written cribsheet
 - no electronics
 - use pencil or black/blue ink only

Interrupt Control Transfer

- Basic Part: an "unplanned" fxn call to a "third-party" routine; and later return control back to point of interruption
- Tricky Part: interrupted thread cannot anticipate/prepare for this control transfer
 - must be 100% transparent
 - not enough to impose all calleesave convention (return address??)
- **Puzzling Part:** why is there a hidden routine running invisibly?





3 Steps to Understanding Interrupts

- Is it Animal, Vegetable, Mineral?
- Architectural Support
- Microarchitectural Realization

Use #1: Interrupts

- How to handle rare events with unpredictable arrival time and must be acted upon quickly?
 E.g., keystroke, in-bound network, disk I/O
- **Option 1:** write every program with periodic calls to a service routine (i.e., polling)
 - polling frequency affects worst-case response time
 - expensive for rare events needing fast response
 What if a programmer does it wrong or forgets?
- Option 2: normal programs blissfully unaware
 - event triggers an interrupt on-demand
 - forcefully and transparently transfer control to the service routine and back

18-447-S24-L11-S6, James C. Hoe, CMU/ECE/CALCM, ©2024

Use #2: Exceptions

- How to handle rare exceptional conditions in a program itself, e.g., arithmetic overflow, divide-by-0, page fault, TLB miss, etc.
- **Option 1:** write program with explicit checks at every potential site
 - do you want to check for 0 before every divide?
 - check valid address before memory access?
 What if a programmer does it wrong or forgets?
 - **Option 2:** write program for common case
 - detect exceptional conditions in HW
 - transparently transfer control to an exception handler that works out how to fix things up

18-447-S24-L11-S7, James C. Hoe, CMU/ECE/CALCM, ©2024

Use #3: Multitasking Preemption

- Many programs time-multiplex a processor
- Option 1: write programs to voluntarily give up the processor after running for a while What if a programmer does it wrong or forgets?
- **Option 2:** normal programs blissfully unaware
 - a timer interrupts process A
 - handler returns to an earlier interrupted process B
 - a timer interrupts process B
 - hander returns to process A



– Neither A nor B aware anything funny happened!!

Really just a clever use of #1

Terminology: Interrupt vs Exception

- Interrupt is the more general concept
- **Synchronous** interrupt (a.k.a "exception")
 - exceptional conditions tied to a particular instruction
 - a faulting instruction cannot be finished
 - must be handled immediately
- Asynchronous interrupt (a.k.a. "interrupt")
 - events not tied to instruction execution
 - some flexibility on when to handle it
 - cannot postpone forever
- System Call
 - an instruction to trigger exception on purpose If intentional, why not just called the handler with JAL?

Use #4: Privileged Systems

User-Level Abstraction:

- **Protected:** a "user-level" process thinks it is alone
 - private set of user-level architectural states
 - cannot (directly) see or manipulate state outside of abstraction
- Virtualized: UNIX user process sees a file system
 - corresponds to storage and non-storage devices
 - all devices look like files; accessed through a common set of interface paradigms
- OS+HW support and enforce this abstraction
 - enforce protection boundaries
 - bridge between abstract and physical

OS must live beyond user-level abstractions

and be more "powerful"

Privilege Levels

- A level is a set of architectural state and instructions to manipulate them
- A more privileged level is a superset (usually) of the less privileged level
 - lowest level has basic compute state and insts
 - higher level has state and insts to control virtualization and protection of lower levels
 - only highest-level sees "bare-metal" hardware



18-447-S24-L11-S12, James C. Hoe, CMU/ECE/CALCM, ©2024

Interrupt and Privilege Change

- Combine privilege level change with interrupt/exception transfer
 - switch to next higher privilege level on interrupt
 - privilege level restored on return from interrupt
- Interrupt control transfer is only gateway to privileged mode
 - lower-level code can never escape into privileged mode
 - lower-level code don't even need to know there is a privileged mode



MIPS Interrupt Architecture

h1

What does SW need to know and do?

- Nothing changes in the user-level ISA; it doesn't know anything
- Who decides to put a different address into PC after i₁? Which address?
- What can the handler do?
- How does the handler return (set i₂ address into PC)
- How does the handler know where to go back to?



MIPS Interrupt Architecture

- Privileged system control registers; loaded automatically on interrupt transfer events
 - EPC (CR14): exception program counter, which instruction location to go back to
 - Cause (CR 13): what caused the interrupt



¹⁸⁻⁴⁴⁷⁻S24-L11-S16, James C. Hoe, CMU/ECE/CALCM, ©2024

Figures from [P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]

Who decides to alter PC and when



Exceptions, a.k.a. synchronous interrupts - failed instructions - system call instructions

18-447-S24-L11-S17, James C. Hoe, CMU/ECE/CALCM, ©2024

Interrupts, a.k.a. asynchronous interrupts external interrupts

Where to go on an interrupt?

- **Option 1:** control transfers to default handler
 - default handler examines CR12 & CR13 to select
 specialized handler 31
 15
 8
 6



- **Option 2:** vectored interrupt
 - separate specialized handler addresses registered with hardware
 - hardware transfer control directly to appropriate handler to reduce interrupt processing time

Note: handler in address region/space protected from user so user can't just branch to it unprivileged user also can't imitate handler code

Examples of Causes in MIPS

Number	Name	Cause of exception					
0	Int	interrupt (hardware)					
4	AdEL	address error exception (load or instruction fetch)					
5	AdES	address error exception (store)					
6	IBE	bus error on instruction fetch					
7	DBE	bus error on data load or store					
8	Sys	syscall exception					
9	Вр	breakpoint exception					
10	RI	reserved instruction exception					
11	CpU	coprocessor unimplemented					
12	Ov	arithmetic overflow exception					
13	Tr	trap					
15	FPE	floating point					

Carnegie Mellon

"In between" Actions by HW

- Some HW actions required to manipulate (i) state "in between" user and hander instructions
- HW decides which PC to jump to
- HW must save interrupted address (to return to) in extra **EPC** state register (no where else to put it)
- HW must prepare CR12/13 control/status
- HW must raise privilege level (bit 4 of CR12)
- HW does not need to preserve GPR state
 - handler SW use callee-saved convention
 - MIPS convention reserves r26/27 for handler use

Handler Examples

- On asynchronous interrupt, device-specific handler invoked to service the device
- On exception, kernel handler either
 - correct faulting condition then retry (e.g., update virtual memory management) or skip (e.g., emulate missing FP functionality) to continue, or
 - "signal" back to user process if a user-level handler function is registered, or
 - kill the process if exception cannot be corrected
- "System call" is a special kind of fxn call from user process to kernel-level service routines (e.g., open, close, read, write, seek on "files")

estar

1->usel

Returning from Interrupt

- Adjust EPC depending on situation
 - return to faulting EPC to retry the instruction
 - return to faulting EPC+4 to skip (e.g., if emulated)
 - return to somewhere entirely different
- Undo what happened on the way in
 - handler restores callee-saved state
 - HW to undo the rest
- MIPS32 uses ERET to ***atomically***
 - restore HW-saved processor states
 - <u>restore</u> privilege level (to user or kernel?)
 - jump to address in EPC

An Extremely Short Handler

_handler_shortest:
 # no prologue needed

... short handler body ...
 # can use only r26 and r27;
 # must get the job done before
 # anything else happens

epilogue eret

restore privilege and jump to EPC

A Short Handler



What happens to EPC if exception or interrupt in handler?

18-447-S24-L11-S24, James C. Hoe, CMU/ECE/CALCM, ©2024

Nesting Interrupts

- On interrupt transfer, further asynchronous interrupts are disabled (*in-between HW action*)
 - if not, another interrupt would overwrite EPC/Cause/Status
 - similarly, handler must not generate exceptions itself until prepared
- For long-running handlers, interrupt must be reenabled
 - handler examines or save EPC/Cause/Status to memory before re-enabling interrupt
 - once re-enabled, handler cannot rely on EPC/Cause/Status/r26/r27 contents anymore

Interrupt Priority

- Interrupt sources assigned to priority levels
 - higher-priority means more time critical
 - if multiple interrupts triggered, should handle highest-priority interrupt first
- Different priority interrupts can be selectively disabled by interrupt mask in Status
- When servicing an interrupt, re-enables only higher-priority interrupts
 - ensure higher-priority interrupts not delayed
 - re-enabling same/lower-priority interrupts
 livelock and deadlock



Nestable Handler (not perfect)

la r27, _reserved < simplified _handler_nest: # point to reserved mfc0 r26, epc # get EPC contents sw r26, 0x0(r27) # backup EPC value pon entry nterrupi disabled sw r8, 0x4(r27) # backup r8 for use mfc0 r26, status # get status reg content sw r26, 0x8(r27) # back up status value ori r26, r26, 0x1 *#* set interrupt enable bit mtc0 r26, status # write into status reg # could free-up more registers ... interruptible reenabled interrupt longer handler body . . . # if needed (cannot use r26 or r27) # point to reserved la r8, _reserved lw r8, 0x8(r8) # get saved status value \rightarrow mtc0 r8, status # write into status reg la r27, _reserved # point to reserved nterrupt ld r8, 0x4(r27) # restore r8 disabled ld r26, 0x0(r27) # get saved EPC value mtc0 r26, epc # restore EPC contents # restore privilege and jump to EPC eret

18-447-S24-L11-S27, James C. Hoe, CMU/ECE/CALCM, ©2024

Implementing Interrupt in a Pipeline

18-447-S24-L11-S28, James C. Hoe, CMU/ECE/CALCM, ©2024

Precise Interrupt/Exception



Even with overlapped execution, interrupt must appear (to the handler) to have taken place in between two instructions

- older instructions finished completely
- younger instructions as if never happened

"Flushing" a Pipeline

privileged mode

	t _o	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
IF	I ₀	I ₁	I ₂	l ₃ Ş		bub	bub	bub	l _h	l _{h+1}	l _{h+2}
ID		I ₀	I ₁	I ₂	I ₃	bub	bub	bub	bub	I _h	l _{h+1}
EX			I ₀	I ₁	l ₂		bub	bub	bub	bub	l _h
MEM				I ₀	I ₁	I ₂	bub	bub	bub	bub	bub
WB					I ₀	I ₁	I ₂	bub	bub	bub	bub

- Kill faulting and younger inst; drain older inst
- Don't start handler until faulting inst. is oldest
- Better yet, don't start handler until pipeline is empty

Better to be safe than to be fast

Exception Sources in Different Stages

- IF: I-mem address/protection fault
- ID:
 - illegal opcode
 - trap to SW emulation of unimplemented instructions
 - syscall instruction (a SW requested exception)
- **EX:** invalid results: overflow, divide by zero, etc.
- **MEM:** D-mem address/protection fault
- WB: nothing can stop an instruction now...

Okay to associate async interrupts (I/O) with any instruction/stage we like

Pipeline Flush for Exceptions



Where is "the current instruction"?