18-447 Lecture 9: Control Hazard and Resolution

James C. Hoe Department of ECE Carnegie Mellon University

18-447-S24-L09-S1, James C. Hoe, CMU/ECE/CALCM, ©2024



¹⁸⁻⁴⁴⁷⁻S24-L09-S2, James C. Hoe, CMU/ECE/CALCM, ©2024

Carnegie Mellon

2024 Lab 2 with 7 stages



Housekeeping

- Your goal today
 - "simple" control flow resolution in in-order pipelines
 - there is more fun to come on this
- Notices
 - HW 2, due Mon 2/19
 - Lab 2, status check wk6, due wk7 (Handout #7)

Look (with your brain!!!) at the counter values

- Readings
 - P&H Ch 4

Control Dependence



At ISA-level, control dependence == "data dependence on PC"

Applying Hazard Analysis on PC

	R/I-Type	LW	SW	Bxx	Jal	Jalr
IF	use	use	use	use	use	use
ID	produce	produce	produce			
EX				produce	produce	produce
MEM						
WB						

- All instructions read and write PC
- PC dependence distance is exactly 1
- PC hazard distance in 5-stage is at least 1

 \Rightarrow Yes, there is RAW hazard

 \Rightarrow Can't eliminate by forwarding; so must stall

Resolve Control Hazard by Stalling



Note: this is if decoding to non-control-flow; BR resolves in EX

18-447-S24-L09-S7, James C. Hoe, CMU/ECE/CALCM, ©2024

Only 1 way to beat "true" dependence



Resolve Control Hazard by Guessing



Control Speculation for Dummies

- Guess nextPC = PC+4 to keep fetching every cycle Is this a good guess?
- ~20% of the instruction mix is control flow
 - ~50 % of "forward" control flow taken (if-then-else)
 - ~90% of "backward" control flow taken (end-of-loop)
 Over all, typically ~70% taken and ~30% not taken
 [Lee and Smith, 1984]
- Expect "nextPC = PC+4" ~86% of the time, but what about the remaining 14%?

What do you do when wrong?

What do you lose when wrong?

Control Speculation: PC+4



When inst_h branch resolves

- branch target (Inst_k) is fetched
- flush instructions fetched since inst_h ("wrong-path")

Pipeline Flush on Misprediction



Inst_h is a taken branch; Inst_i and Inst_i fetched but not executed

Pipeline Flush on Misprediction

	t _o	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
IF	h	•	j	k	I	m	n				
ID		h	i	bub	k		m	n			
EX			h 1	N bub	bub	k		m	n		
MEM		/		h	bub	bub	k	I	m	n	
WB					h	bub	bub	k	I	m	n

18-447-S24-L09-S13, James C. Hoe, CMU/ECE/CALCM, ©2024

Performance Impact

- Correct guess \Rightarrow no penalty most of the time!!
- Incorrect guess \Rightarrow 2 bubbles
- Assume
 - no data hazard stalls
 - 20% control flow instructions
 - 70% of control flow instructions are taken
 - IPC = 1 / [1 + (0.20*0.7) * 2] =



misprediction

misprediction

penalty

rate

How to reduce the two penalty terms?

Reducing Mispredict Penalty



MIPS R2000 ISA Control Flow Design

- Simple address calculation based on IR only
 - branch PC-offset: 16-bit full-addition

+ 14-bit half-addition

- jump PC-offset: concatenation only
- Simple branch condition based on RF
 - one register relative (>, <, =) to 0</p>
 - equality between 2 registers

No addition/subtraction necessary!

Explicit ISA design choices to make possible branch resolution in ID of a 5-stage pipeline



[Based on original figure from P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]

Forwarding (v1): extend critical path



Forwarding (v2): retiming hack

where to fetch this clock period (mux after PC reg)



[Based on original figure from P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]

MIPS Branch Delay Slot



- Throwing PC+4 away cost 1 bubble; letting PC+4 finish won't hurt performance
- R2000 jump/branch has 1 inst. architectural latency
 - PC+4 after jump/branch always executed

no need for pipeline flush logic

if delay slot always do useful work, effective IPC=1

- ~80% of "delay slots" can be filled by compilers unfilled IPC = 1 / [1 + (0.2*0.2) * 1] = 0.96

Also MIPS Load "Delay Slot"



- R2000 defined LW with arch. latency of <u>1 inst</u>
 - invalid for I₂ (in LW's delay slot) to ask for LW's result
 - any dependence on LW at least distance 2
- Delay slot vs dynamic stalling
 - fill with an independent instruction (no difference)
 - if not, fill with a NOP (no difference)
- MIPS=Microproc. without Interlocked Pipeline Stages

Delay slots good idea? non-atomic, µarch specific

18-447-S24-L09-S21, James C. Hoe, CMU/ECE/CALCM, ©2024

Performance Impact

- Correct guess \Rightarrow no penalty most of the time!!
- Incorrect guess \Rightarrow 2 bubbles; 1 if resolve in ID
- Assume
 - no data hazard stalls
 - 20% control flow instructions
 - 70% of control flow instructions are taken
 - IPC = 1 / [1 + (0.20*0.7) * 2] =



18-447-S24-L09-S22, James C. Hoe, CMU/ECE/CALCM, ©2024

In case you needed motivation

Basic Pentium III Processor Misprediction Pipeline

1	2	3	4	5	6	7	8	9	10
Fetch	Fetch	Decode	Decode	Decode	Rename	ROB Rd	Rdy/Sch	Dispatch	Exec

Basic Pentium 4 Processor Misprediction Pipeline

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC N	xt IP	TC F	etch	Drive	Alloc	Ren	ame	Que	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive

[The Microarchitecture of the Pentium 4 Processor, Intel Technology Journal, 2001]

Can we make better guesses? (for when it is not MIPS or 5-stage)

- For control-flow instructions
 - why not always guess taken since 70% correct
 - need to know taken target to be helpful
- For non-control-flow instructions
 - can't do better than guessing nextPC=PC+4
 - still tricky since must guess before knowing it is control-flow or non-control-flow
- Guess **nextPC** from current **PC** alone, and <u>fast</u>!
- Fortunately
 - instruction at same PC doesn't change
 - PC-offset target doesn't changes
 - okay to be wrong some of the time

Branch Target Buffer (magic version)



- BTB
 - a giant table indexed by PC
 - returns the "guess" for nextPC
- When seeing a PC first time, after decoding, record in BTB . . .
 - PC + 4 if ALU/LD/ST
 - PC+offset if Branch or Jump
 - ?? if Jump Indirect
- Effectively guessing branches are always taken (and where to)

$$IPC = 1 / [1 + (0.20*0.3) * 2]$$

= 0.89 If not taken

Locality Principle to the Rescue

- Temporal: after accessing A, how many other distinct addresses before accessing A again? fewer
- Spatial: after accessing A, how many other distinct addresses before accessing B?

```
is more
"local"
```

- "Typical" programs have strong locality in memory references—instruction and data we put them there ... BB, loops, arrays, structs ...
- Corollary: a program with strong temporal and spatial locality access only a compact "working set" at any point in time

\Rightarrow just need BTB big enough for <u>hot</u> instructions



- "Hash" PC into a 2^N entry table
- What happens when two "hot" instructions collide? *No problem, as long as infrequent*

18-447-S24-L09-S27, James C. Hoe, CMU/ECE/CALCM, ©2024

Even Smaller BTB after Tagging



Only hold control-flow instructions (save 80% storage) Update tag and BTB for new branch after collision 18-447-524-L09-528, James C. Hoe, CMU/ECE/CALCM, ©2024

Final 5-stage RISC Datapath & Control

