18-447 Lecture 3: RISC-V Instruction Set Architecture

James C. Hoe Department of ECE Carnegie Mellon University

18-447-S24-L03-S1, James C. Hoe, CMU/ECE/CALCM, ©2024

Housekeeping

- Your goal today
 - get bootstrapped on RISC-V RV32I to start Lab 1
 (will return to visit general ISA issues on 4th meeting)
- Notices
 - Check Canvas and Piazza regularly
 - Student survey (on Canvas), due next Wed
 - H02: Lab 1, Part A, due Week 3
 - H03: Lab 1, Part B, due Week 4
- Readings
 - P&H Ch2 (for today)
 - P&H Ch4.1~4.4 (for next time)

What we mean by "architecture"? (with quotes)

How to specify a clock design? *function/performance/implementation*

- "Architecture"
 - a clock has an hour hand and a minute hand,

Can read a clock w.o. knowing how it keeps time Can make a clock w.o. knowing how time is used


- Microarchitecture (think blueprint)
 - a particular clockwork has a certain set of gears arranged in a certain configuration
- Realization

Vlust understand all to design a **good** clock

machined alloy gears vs stamped sheet metal



[Computer Architecture, Blaauw and Brooks, 1997]





0

ceptual

How to specify a computer design?

- "Architecture"
 - a computer does …????…

Can read a clock w.o. knowing how it keeps time

Can make a clock w.o. knowing how time is used

- Microarchitecture (think blueprint)
 - a particular computer design has a certain datapath and a certain control logic

Realization

CMOS vs ECL vs vacuum tubes



ptual






Stored Program Architecture a.k.a. von Neumann

- Memory holds both program and data
 - instructions and data in a linear memory array
 - instructions can be modified as data
- Sequential instruction processing
 - 1. program counter (PC) identifies current instruction
 - 2. fetch instruction from memory
 - 3. update state (e.g. PC and memory) as a function of current state according to instruction
 - 4. repeat

Dominant paradigm since its conception

18-447-S24-L03-S6, James C. Hoe, CMU/ECE/CALCM, ©2024



Instruction Set Architecture (ISA): A Concrete Specification



[images from Wikipedia]

18-447-S24-L03-S7, James C. Hoe, CMU/ECE/CALCM, ©2024

"ISA" in a nut shell

- A stable programming target (to last for decades)
 - binary compatibility for SW investments
 - permits adoption of foreseeable technology

Better to compromise immediate optimality for future scalability and compatibility

- Dominant paradigm has been "von Neumann"
 - programmer-visible state: mem, registers, PC, etc.
 - instructions to modified state; each prescribes
 - which state elements are read
 - which state elements—including PC—updated
 - how to compute new values of update state

Atomic, sequential, in-order

3 Instruction Classes (as convention)

- Arithmetic and logical operations
 - fetch operands from specified locations
 - <u>compute</u> a result as a function of the operands
 - store result to a specified location
 - update PC to next sequential instruction address
- Data "movement" operations (no compute)
 - fetch operands from specified locations
 - store operand values to specified locations
 - update PC to next sequential instruction address
- Control flow operations (affects only PC)
 - fetch operands from specified locations
 - compute a branch condition and a target address
 - if "branch condition is true" then PC \leftarrow target address

else PC \leftarrow next seq. inst addr

Complete "ISA" Picture


- User-level ISA
 - state and instructions available to user programs
 - single-user abstraction on top a "virtualization"
 - For this course and for now, RV32I of RISC-V
- "Virtual Environment" Architecture
 - state and instructions to control virtualization (e.g., caches, sharing)
 - user-level, but for need-to-know uses
- "Operating Environment" Architecture
 - state and instructions to implement virtualization
 - privileged/protected access reserved for OS



RV32I Programmer-Visible State

program counter

32-bit "byte" address of current instruction




note x0=0
x1
x2
general purpose
register file
32x 32-bit words
<u>named</u> x0x31

2³² by 8-bit locations (4 GBytes) indexed using 32-bit "byte" <u>addresses</u>

(take this literally for now; magic to come)

Register-Register ALU Instructions

- Assembly (e.g., register-register addition) ADD rd, rs1, rs2
- Machine encoding: R-type



- GPR[rd] \leftarrow GPR[rs1] + GPR[rs2]

 $-PC \leftarrow PC + 4$

- Exceptions: none (ignore carry and overflow)
- Variations
 - Arithmetic: {ADD, SUB}
 - Compare: {signed, unsigned} set if less than
 - Logical: {AND, OR, XOR}
 - Shift: {Left, Right-Logical, Right-Arithmetic}

R-Type Reg-Reg Instruction Encodings

31		25	24	20	19	15	14	12	11	7	6	0	
	funct7		I	s2	r	rs1		funct3		rd		code	R-type
											•		
	0000000		1	s2	r	s1	00	00		rd	011	10011	ADD
	0100000		1	s^2	r	$^{\rm s1}$	00	000 rd		011	10011	SUB	
	0000000		1	s2	r	s1	00)1		rd	011	10011	SLL
	0000000		1	s2	r	rs1		010		rd		10011	SLT
	0000000		1	s2	r	s1	011		rd		011	10011	SLTU
	0000000		1	s2	r	s1	10	00		rd	011	10011	XOR
	0000000		1	s2	r	s1	10)1		rd	011	10011	SRL
	0100000		1	s2	r	s1	10)1		rd	011	10011	SRA
	0000000		1	s2	r	s1	11	0		rd	011	10011	OR
	0000000		1	s^2	r	s1	11	.1		rd	011	10011	AND
	•				•							T)

32-bit R-type ALU

[The RISC-V Instruction Set Manual]

Assembly Programming 101

- Break down high-level program expressions into a sequence of elemental operations
- E.g. High-level Code

$$f = (g + h) - (i + j)$$

- Assembly Code
 - suppose f, g, h, i, j are in r_f, r_g, r_h, r_i, r_j
 - suppose r_{temp} is a free register

add
$$r_{temp} r_g r_h$$
 # $r_{temp} = g+h$
add $r_f r_i r_j$ # $r_f = i+j$
sub $r_f r_{temp} r_f$ # $f = r_{temp} - r_f$

Reg-Immediate ALU Instructions

- Assembly (e.g., reg-immediate additions) ADDI rd, rs1, imm₁₂
- Machine encoding: I-type


imm[11:0]	rs1	000	rd	0010011
12-bit	5-bit	3-bit	5-bit	7-bit

- Semantics
 - $GPR[rd] \leftarrow GPR[rs1] + sign-extend (imm)$
 - $PC \leftarrow PC + 4$
- Exceptions: none (ignore carry and overflow)
- Variations
 - Arithmetic: {ADDI, Stel}
 - Compare: {signed, unsigned} set if less than
 - Logical: {ANDI, ORI, XORI}
 - **Shifts by unsigned imm[4:0]: {SLLI, SRLI, SRAI}

I-Type Reg-Immediate ALU Inst. Encodings

31	20	19	15	14	12	11	7	6	0	
imm[11:0]		rs1	2	fune	ct3	r	d	opc	ode	I-type
imm[11:0]		rs1		00	0	r	d	0010	0011	ADDI
imm[11:0]		rs1		01	0	r	d	0010	0011	SLTI
imm[11:0]		rs1		01	1	r	d	0010	0011	SLTIU
imm[11:0]		rs1	1	10	0	r	d	0010	0011	XORI
imm[11:0]		rs1		11	0	r	d	0010	0011	ORI
imm[11:0]		rs1		11	1	r	d	0010	0011	ANDI

sign-extended immediate



Note: SLTIU does <u>unsigned</u> compare with <u>sign</u>-extended immediate [The RISC-V Instruction Set Manual]

don't use

Load-Store Architecture

- RV32I ALU instructions
 - operates only on register operands data memory
 - next PC always PC+4
- A distinct set of load and store instructions
 - dedicated to copying data between register and memory
 - next PC always PC+4
- Another set of "control flow" instructions don't use
 - data memory dedicated to manipulating PC (branch, jump, etc.)
 - does not affect memory or other registers

rs1

Load Instructions

- Assembly (e.g., load 4-byte word) LW rd, offset₁₂(base)
- Machine encoding: I-type

offset[11:0]	base	010	rd	0000011
12-bit	5-bit	3-bit	5-bit	7-bit

- Semantics
 - byte_address₃₂ = sign-extend(offset₁₂) + GPR[base]
 - $GPR[rd] \leftarrow MEM_{32}[byte_address]$
 - $PC \leftarrow PC + 4$
- Exceptions: none for now
- Variations: LW, LH, LHU, LB, LBU

e.g., LB :: GPR[rd] ← sign-extend(MEM₈[byte_address]) LBU :: GPR[rd] ← zero-extend(MEM₈[byte_address]) RV32I is byte-addressable, little-endian (until v20191213)

When data size > address granularity

- 32-bit signed or unsigned integer word is 4 bytes
- By convention we "write" MSB on left: 0x40:49:0f:db
 MSB
 (most significant) 8-bit 8-bit 8-bit 8-bit (least significant)
 - On a byte-addressable machine

MSB	Big Er	Big Endian					
byte 0	byte 1	byte 2	byte 3				
byte 4	byte 5	byte 6	byte 7				
byte 8	byte 9	byte 10	byte 11				
byte 12	byte 13	byte 14	byte 15				
byte 16	byte 17	byte 18	byte 19				

pointer points to the **big end**

MSB	ndian	LSB	
byte 3	byte 2	byte 1	byte 0
byte 7	byte 6	byte 5	byte 4
byte 11	byte 10	byte 9	byte 8
byte 15	byte 14	byte 13	byte 12
byte 19	byte 18	byte 17	byte 16

pointer points to the little end

• What difference does it make?

Load/Store Data Alignment

MSB	byte-3	byte-2	byte-1	byte-0	LSB
	byte-7	byte-6	byte-5	byte-4	

- Access granularity not same as addressing granularity
 - physical implementations of memory and memory interface optimize for natural alignment boundaries (i.e., return an aligned 4-byte word per access)
 - unaligned loads or stores would require 2 separate accesses to memory
- Common for RISC ISAs to disallow misaligned loads/stores; if necessary, use a code sequence of aligned loads/stores and shifts
- RV32I (until v20191213) allowed misaligned loads/ stores but warns it could be very slow; if necessary, . . .

18-447-S24-L03-S20, James C. Hoe, CMU/ECE/CALCM, ©2024

Store Instructions

- Assembly (e.g., store 4-byte word) SW rs2, offset₁₂(base)
- Machine encoding: S-type

offset[11:5]	rs2	base	010	ofst[4:0]	0100011
7-bit	5-bit	5-bit	3-bit	5-bit	7-bit

- Semantics
 - byte_address₃₂ = sign-extend(offset₁₂) + GPR[base]
 - $MEM_{32}[byte_address] \leftarrow GPR[rs2]$
 - $PC \leftarrow PC + 4$
- Exceptions: none for now
- Variations: SW, SH, SB

e.g., SB:: $MEM_8[byte_address] \leftarrow (GPR[rs2])[7:0]$

Assembly Programming 201

• E.g. High-level Code

A[8] = h + A[0]

where **A** is an array of integers (4 bytes each)

- Assembly Code
 - suppose &A, h are in r_A, r_h
 - suppose r_{temp} is a free register

LW $r_{temp} 0(r_A)$ # $r_{temp} = A[0]$ add $r_{temp} r_h r_{temp}$ # $r_{temp} = h + A[0]$ SW $r_{temp} 32(r_A)$ # A[8] = r_{temp} # note A[8] is 32 bytes # from A[0]

Load/Store Encodings

• Both needs 2 register operands and 1 12-bit immediate

31	20	19 15	$14 \ 12$	11 7	6 0	
$\operatorname{imm}[11:0]$		rs1	funct3	rd	opcode	I-type
imm[11:0]		rs1	000	rd	0000011	LB
$\operatorname{imm}[11:0]$		rs1	001	rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
$\operatorname{imm}[11:0]$		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU

31	2	24	20	19	15	14	12	11	7	6	0	
	imm[11:5]	r	s2	r	s 1	fur	ict3	imn	n[4:0]	opc	ode	S-type
	imm[11:5]	r	s2	r	51	0	00	imn	n[4:0]	0100	0011	SB
	imm[11:5]	r	s^2	r	51	0	01	imn	n[4:0]	0100	0011	\mathbf{SH}
	imm[11:5]	r	s2	r	s 1	0	10	imn	n[4:0]	0100	0011	SW


[The RISC-V Instruction Set Manual]

RV32I Immediate Encoding

• Most RISC ISAs use 1 register-immediate format

opcode	rs	rt	immediate
6-bit	5-bit	5-bit	16-bit

- rt field used as a source (e.g., store) or dest (e.g., load)
- also common to opt for bigger 16-bit immediate
- RV32I adopts 2 different register-immediate formats (I vs S) to keep rs2 operand at inst[24:20] always
- RV32I encodes immediate in non-consecutive bits



RV32I Instruction Formats

- All instructions 4-byte long and 4-byte aligned in mem
- R-type: 3 register operands

31		25	24	20	19	15	14	12	11	7	6	0
	$\mathrm{funct7}$		r	s2	rs		fun	ct3		rd	opc	ode

• I-type: 2 register operands (with dest) and 12-bit imm

31	20	19	15	14	12	11	7	6	0
imm[11:0]		rs		fun	ct3		rd	opco	ode

• S/B-type: 2 register operands (no dest) and 12-bit imm


31	25	24	20	19	15	14	12	11	7	6	0
imm[11:5]		r	rs2	rs	1	fun	ct3	imm	[4:0]	opco	de
imm[12 10:5]		I	rs2	rs	1	fun	ct3	imm[4	:1(11)	opco	de

• U/J-type, 1 register operand (dest) and 20-bit imm

31	12	11	7	6	0
imm[31:12]		re	1	opcoo	de
imm[20(10:1 11)19:12]		re	1	opcoo	de

Aimed to simplify decoding and field extraction

Control Flow Instructions



(Conditional) Branch Instructions

 Assembly (e.g., branch if equal) BEQ rs1, rs2, imm_{13} Note: implicit imm[0]=0

Note: real assembler expects a target label or address

Machine encoding: B-type

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011
7-bit	5-bit	5-bit	3-bit	5-bit	7-bit

Semantics

- target = PC + sign-extend(imm₁₃)
- if GPR[rs1]==GPR[rs2] then PC \leftarrow target


else
$$PC \leftarrow PC + 4$$


How far can you jump?


- Exceptions: misaligned target (4-byte) if taken
- Variations
 - BEQ, BNE, BLT, BGE, BLTU, BGEU

18-447-S24-L03-S27, James C. Hoe, CMU/ECE/CALCM, ©2024

Assembly Programming 301







• Assembly Code

– suppose e, f, g, h, i, j are in r_e, r_f, r_g, r_h, r_i, r_i

	bne r _i r _j L1	# L1 and L2 are addr labels
		<pre># assembler computes offset</pre>
	add <mark>r</mark> e r _g x0	# e = g
	beq x0 x0 L2	<pre># goto L2 unconditionally</pre>
L1:	add $\mathbf{r}_{e} \mathbf{r}_{h} \mathbf{x}0$	# e = h
L2:	add <mark>r_f r_e x</mark> 0	# f = e

Assembly Programming 302


```
If you write C code:
for (int i=0; i<16; i++) {
    sum+=A[i];
  }
GCC -O generates code for:
    for (int* a=&A[0]; a<&A[16]; a++) {
        sum+=*a;
```

```
}
```

Assembly Code (suppose sum, A, a are in r_{sum}, r_A, r_a)

addi $r_a r_A 0$ # a=&A[0] L1: $lw r_{tmp} 0(r_a)$ # sum+=*a add $r_{sum} r_{sum} r_{tmp}$ addi $r_a r_a 4$ # a++ addi $r_{tmp} r_A 64$ # tmp=&A[16] bltu $r_a r_{tmp}$ L1

Function Call and Return



A function return need to 1. jump back to different callers 2. know where to jump back to

Jump and Link Instruction


• Assembly

JAL rd imm₂₁

Note: implicit imm[0]=0

Note: real assembler expects a target label or address

• Machine encoding: J-type



- Semantics
 - target = PC + sign-extend(imm₂₁)
 - GPR[rd] \leftarrow PC + 4
 - PC ← target How far can you jump?
- Exceptions: misaligned target (4-byte)

Jump Indirect Instruction

• Assembly

JALR rd, rs1, imm₁₂

• Machine encoding: I-type

imm[11:0]	rs1	000	rd	1100111
12-bit	5-bit	3-bit	5-bit	7-bit

- Semantics
 - target = GPR[rs1] + sign-extend(imm₁₂)
 - target &= 0xffff_ffe
 - GPR[rd] \leftarrow PC + 4
 - PC \leftarrow target How far can you jump?
- Exceptions: misaligned target (4-byte)

Assembly Programming 401

• • •	code	Α
JAL	x1, _	myfxn
• • •	code	С
JAL	x1,	_myfxn
• • •	code	D

<u>Callee</u>	
_myfxn:	code B
	JALR $x0, x1, 0$

- $\mathbf{A} \rightarrow_{call} \mathbf{B} \rightarrow_{return} \mathbf{C} \rightarrow_{call} \mathbf{B} \rightarrow_{return} \mathbf{D}$
- How do you pass argument between caller and callee?
- If A set x10 to 1, what is the value of x10 when B returns to C?
- What registers can **B** use?
- What happens to x1 if **B** calls another function

Caller and Callee Saved Registers


- Callee-Saved Registers
 - caller says to callee, "The values of these registers should not change when you return to me."
 - callee says, "If I need to use these registers, I promise to save the old values to memory first and restore them before I return to you."
- Caller-Saved Registers
 - caller says to callee, "If there is anything I care about in these registers, I already saved it myself."
 - callee says to caller, "Don't count on them staying the same values after I am done.
- Unlike endianness, this is not arbitrary

RISC-V Register Usage Convention

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
xЗ	gp	Global pointer	
x4	tp	Thread pointer	
x5-7	t0-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller

[The RISC-V Instruction Set Manual]

Memory Usage Convention



orologu

epilogue

Basic Calling Convention

- 1. caller saves caller-saved registers
- 2. caller loads arguments into a0~a7 (x10~x17)
- 3. caller jumps to callee using JAL x1
- 4. callee allocates space on the stack (dec. stack pointer)
- 5. callee saves callee-saved registers to stack

..... body of callee (can "nest" additional calls)

- 6. callee loads results to a0, a1 (x10, x11)
- 7. callee restores saved register values
- 8. **JALR** x0, x1

function

9. caller continues with return values in a0, a1

Terminologies

- Instruction Set Architecture
 - machine state and functionality as observable and controllable by the programmer
- Instruction Set
 - set of commands supported
- Machine Code
 - instructions encoded in binary format
 - directly consumable by the hardware
- Assembly Code
 - instructions in "textual" form, e.g. add r1, r2, r3
 - converted to machine code by an assembler
 - one-to-one correspondence with machine code (mostly true: compound instructions, labels)

We didn't talk about

- Privileged Modes
 - user vs. supervisor
- Exception Handling
 - trap to supervisor handling routine and back
- Virtual Memory
 - each process has 4-GBytes of private, large, linear and fast memory?
- Floating-Point Instructions