# **18-447 Lecture 21: Parallel Architecture Overview**

James C. Hoe Department of ECE Carnegie Mellon University

18-447-S24-L21-S1, James C. Hoe, CMU/ECE/CALCM, ©2024

## Housekeeping

- Your goal today
  - see the diverse landscape of parallel computer architectures/organizations
  - set the context for focused topics to come
- Notices
  - Handout #14: HW5, due Friday 4/26 midnight
  - get going on Lab 4, due Thursday 4/25
  - Final Exam (Friday 5/3), all conflict declared!!
- Readings
  - P&H Ch 6
  - Synthesis Lecture: Parallel Processing, 1980 to 2020

## **Parallelism Defined**

- **T**<sub>1</sub> (work measured in time):
  - time to do work with 1 PE
- $T_{\infty}$  (critical path):
  - time to do work with infinite PEs
  - $T_{\infty}$  bounded by dataflow dependence
- Average parallelism:

 $P_{avg} = T_1 / T_{\infty}$ 

• For a system with **p** PEs


 $T_p \ge max\{T_1/p, T_\infty\}$ 

When P<sub>avg</sub>>>p

FREE

 $T_p \approx T_1/p$ , aka "linear speedup"

x = a + b; y = b \* 2 z =(x-y) \* (x+y)



## **A Non-Parallel Architecture**

- Memory holds both program and data
  - instructions and data in a linear memory array
  - instructions can be modified as data
- Sequential instruction processing
  - 1. program counter (PC) identifies current instruction
  - 2. fetch instruction from memory
  - 3. update some state (e.g. PC and memory) as a function of current state (according to instruction)
  - 4. repeat



a

+

h

╋

\*

7

# **Inherently Parallel Architecture**

- Consider a von Neumann program
  - What is the significance of the program order?
  - What is the significance of the storage locations?

v := a + b; w := b \* 2; x := v - w; y := v + w; z := x \* y;


- Dataflow program instruction ordering implied by data dependence
  - instruction specifies who receives the result
  - instruction executes when operands received
  - no program counter, no<sup>\*</sup> intermediate state

ames C. Hoe, CMU/ECE/CALCM, ©2024

[dataflow figure and example from Arvind]



#### **More Conventionally Parallel**



## Simple First Look: Data Parallelism

- Same work on disjoint sets of data—important in linear algebra behind scientific/numerical apps
- Example: AXPY (from Level 1 Basic Linear Algebra Subroutine)

$$Y = a*X+Y = - \begin{cases} for(i=0; i$$

– Y and X are vectors


- same operations repeated on each Y[i] and X[i]
- iteration i does not touch Y[j] and X[j], i≠j

How to exploit data parallelism?

#### **Parallelism vs Concurrency**

```
for(i=0; i<N; i++) {
    C[i]=foo(A[i], B[i])
}</pre>
```


 Instantiate k copies of the hardware unit foo to process k iterations of the loop in parallel



#### **Parallelism vs Concurrency**


```
for(i=0; i<N; i++) {
    C[i]=foo(A[i], B[i])
}</pre>
```

• Build a deeply (super)pipelined version of foo()



Can combine concurrency and pipelining at the same time

## Harder Kind of Parallelism: Irregular and Data Dependent




Neighbors can be visited concurrently, <u>usually</u> without conflict 18-447-524-L21-S10, James C. Hoe, CMU/ECE/CALCM, ©2024

## A Spotty Tour of the MP Universe


# **Classic Thinking: Flynn's Taxonomy**

	Single Instruction Stream	Multiple Instruction Stream
<mark>S</mark> ingle <mark>D</mark> ata Stream	<b>SISD</b> : your vanilla uniprocessor	MISD: DB query??
<mark>M</mark> ultiple <mark>D</mark> ata Stream	SIMD: many PEs following common instruction stream/control-flow on different data	MIMD: fully independent programs/control-flows working in parallel (collaborating SISDs?)

## SIMD vs. MIMD (an abstract and general depiction)



18-447-S24-L21-S13, James C. Hoe, CMU/ECE/CALCM, ©2024




## Variety in the details

- Scale, technology, application . . .
- Concurrency
  - granularity of concurrency (how finely is work divided)—whole programs down to bits
  - regularity—all "nodes" look the same and look out to the same environment
  - static vs. dynamic—*e.g., load-balancing*
- Communication
  - message-passing vs. shared memory
  - granularity of communication—words to pages
  - interconnect and interface design/performance

## **SIMD: Vector Machines**

- Vector data type and regfile
- Deeply pipelined fxn units
- Matching high-perf load-store units and multi-banked memory
- E.g., Cray 1, circa 1976
  - 64 x 64-word vector RF
  - 12 pipelines, 12.5ns clk
  - ECL 4-input NAND and SRAM (no caches!!)
  - 2x25-ton cooling system
  - 250 MIPS peak for ~10M
     1970\$




[Figure from H&P CAaQA, COPYRIGHT 2007 Elsevier. ALL RIGHTS RESERVED.]

## **SIMD:** Big-Irons

- Sea of PEs on a regular grid
  - synchronized common cntrl
  - direct access to local mem
  - nearest-neighbor exchanges
  - special support for broadcast, reduction, etc.
- E.g., Thinking Machines CM-2
  - 1000s of bit-sliced PEs lockstep controlled by a common sequencer
  - "hypercube" topology
  - special external I/O nodes





## SIMD: Modern Renditions, e.g.,

- Intel SSE (Streaming SIMD Extension), 1999
  - 16 x 128-bit "vector" registers, 4 floats or 2 doubles
  - SIMD instructions: ld/st, arithmetic, shuffle, bitwise
  - SSE4 with true full-width operations

Core i7 does upto 4 sp-mult & 4 sp-add per cyc per core, (24GFLOPS @3GHz)

- AVX 2 doubles the above (over 1TFLOPS/chip)
- "GP"GPUs . . . (next slide)

Simple hardware, big perf numbers but only if massively data-parallel app!!

18-447-S24-L21-S17, James C. Hoe, CMU/ECE/CALCM, ©2024

## E.g., 8+ TFLOPs Nvidia GP104 GPU

- 20 Streaming Multiproc
  - 128 SIMD lane per SM
  - 1 mul, 1 add per lane
  - 1.73 GHz (boosted)
- Performance
  - 8874 GFLOPs
  - 320GB/sec
  - 180 Watt


How many FLOPs per Watt? How many FLOPs per DRAM byte accessed?



[NVIDIA GeForce GTX 1080 Whitepaper]

# Aside: IPC, ILP, and TLP

- Each cycle, select a "ready" thread from scheduling pool
  - only one instruction per thread in flight at once
  - on a long stall (DRAM), remove thread from scheduling
- Simpler and faster pipeline implementation since
  - no data dependence, hence no stall or forwarding
  - no penalty in making pipeline deeper




e.g., Barrel Processor [HEP, Smith]


## Historical: what 1 TFLOP meant in 1996

- ASCI Red, 1996—World's 1st TFLOP computer!!
  - \$50M, 1600ft<sup>2</sup> system
  - ~10K 200MHz PentiumPro's
  - ~1 TByte DRAM (total)
  - 500kW to power + 500kW on cooling
- Advanced Simulation and Computing Initiative
  - how to know if nuclear stockpile still good if you can't blow one up to find out?
  - require ever more expensive simulation as stockpile aged
  - Red 1.3TFLOPS 1996; Blue Mountain/Pacific
     4TFLOPS 1998; White 12TFLOPS 2000; Purple
     100TFLOPS 2005; . . . HPE Frontier 1.1ExaFLOPS


## SIMD vs. MIMD (an abstract and general depiction)



18-447-S24-L21-S21, James C. Hoe, CMU/ECE/CALCM, ©2024




#### **MIMD: Message Passing**



- Private address space and memory per processor
- Parallel threads on different processors communicate by explicit sending and receiving of messages

## MIMD Message Passing Systems (by network interface placement)


- Any Clusters (e.g., data centers, Beowulf) (I/O bus)
  - Linux PCs connected by Ethernet
- "High-Performance Computing" Clusters (I/O bus)
  - stock workstations/servers but exotic interconnects, e.g., Myrinet, HIPPI, Infiniband, etc.
- Supers (memory bus)
  - stock CPUs on custom platform
  - e.g., Cray XT5 ("fastest"
     in 2011 224K AMD Opteron
- Inside the CPU
  - single-instruction send/receive
  - e.g., iAPX 432 (1981), Transputers (80s), . . . (now?)



# MIMD Shared Memory:


# **Symmetric Multiprocessors (SMPs)**

- Symmetric means
  - identical procs connected to common memory
  - all procs have equal access to system (mem & I/O)
  - OS can schedule any process on any processor
- Uniform Memory Access (UMA)
  - processor/memory
     connected by bus or crossbar
  - all processors have equal memory access performance to all memory locations
  - caches need to stay coherent



# MIMD Shared Memory: Big Irons Distributed Shared Memory


- UMA hard to scale due to concentration of BW
- Large scale SMPs have distributed memory with non-uniform memory (NUMA)
  - "local" memory pages (faster to access)
  - "remote" memory pages (slower to access)
  - cache-coherence still possible but complicated
- E.g., SGI Origin 2000
  - upto 512 CPUs and 512GB
     DRAM (\$40M)
  - 48 128-CPU system was collectively the 2<sup>nd</sup> fastest computer (3TFLOPS) in 1999




18-447-S24-L21-S25, James C. Hoe, CMU/ECE/CALCM, ©2024

# MIMD Shared Memory: it is everywhere now!

- General-purpose "multicore" processors implement SMP (not UMA) on a single chip
- Moore's Law scaling in number of core's




#### **Today's Normal**



[https://www.amd.com/system/files/documents/2019-amd-epyc-7002-tg-windows-18-447-524-L21-S27, James C. Hoe, CMU/ECE/CALCM, ©2024 server-56782\_1.0.pdf]

## **Today's Normal**




#### Intel Ponte Vecchio 2.5 and 3-D integration of 47 chips and chiplets


[https://www.intel.com/content/www/us/en/developer/articles/technical/intel-datacenter-gpu-max-series-overview.html]

18-447-S24-L21-S28, James C. Hoe, CMU/ECE/CALCM, ©2024


#### Remember how we got here . . .



## **Today's Exotic**




Microsoft Catapult [MICRO 2016, Caulfield, et al.]



18-447-S24-L21-S30, James C. Hoe, CMU/ECE/CALCIN, 202024

## March Toward Exascale (10<sup>18</sup>) HPC



Sum

#1

۸

#500

www.top500.org

### Top 500 Nov 23

Rank	Site	System	Cores	Rmax (TFlop/s)	Rpeak (TFlop/s)	Power (kW)
1	DOE/SC/Oak Ridge National Laboratory United States	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11 HPE	8,699,904	1,194.00	1,679.82	22,703
2	DOE/SC/Argonne National Laboratory United States	Aurora - HPE Cray EX - Intel Exascale Compute Blade, Xeon CPU Max 9470 52C 2.4GHz, Intel Data Center GPU Max, Slingshot- 11 Intel	4,742,808	585.34	1,059.33	24,687
3	Microsoft Azure United States	<b>Eagle</b> - Microsoft NDv5, Xeon Platinum 8480C 48C 2GHz, NVIDIA H100, NVIDIA Infiniband NDR Microsoft	1,123,200	561.20	846.84	
4	RIKEN Center for Computational Science Japan	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D Fujitsu	7,630,848	442.01	537.21	<sup>29,899</sup> #2 in 2022 #1 in 2021
5	EuroHPC/CSC Finland	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11 HPE	2,752,704	379.70	531.51	<sup>7,107</sup> #3 in2022