SOI-CMOS-MEMS Electrothermal Micromirror Arrays

Submitted in partial fulfillment of the requirements for the degree of

Doctor of Philosophy in

ELECTRICAL AND COMPUTER ENGINEERING

Peter J. Gilgunn

BSc Honours, Paisley College of Technology (1989)
MSc, Carnegie Mellon University (2006)

CARNEGIE MELLON UNIVERSITY
Pittsburgh, PA

April 2010
Dedicated to my wife Elizabeth and my daughters Corinna, Vivienne and Xanthe. Their love and patience made this possible.

“Story telling ... is about the remembering, making and sharing of images that bind together time, nature and people. ... [Stories] remind us that we do not stand alone”

- Joan Halifax
Acknowledgment

Several people influenced the course of my life in a way that brought me closer to the completion of this dissertation when the easier path would have led me away from it. Many others provided support, key pieces of information and/or insight I needed to progress my research. Then there are the people who provided examples of how to be. All have my thanks but only a few can be mentioned.

Dr. Allistair Forrest, my undergraduate research advisor in the exploration of the van der Pauw technique applied to screen printed YBa$_2$Cu$_3$O$_{7-x}$ high-$T$ superconducting thin films in strong magnetic fields, first helped me formulate a research question and showed me how to answer it. Though I was a prodigal, I now appreciate how important these questions and their quality are to driving the advance of knowledge. Cathy Hawkes, my late friend and mentor when I was teaching at Lawra Secondary School, continues to inspire me to greater effort when I feel I have nothing left in me. Derek Collins, my manager at Siemens North Tyneside, put faith in my ability to answer deep questions about the control of high-volume DRAM manufacturing processes which led to the realization of advanced equipment and process control (AEC/APC) systems for plasma etch processes at Infineon Technologies Richmond. I am witness to how the germ of an idea when nurtured and tended by the heart and mind can persist in isolation and flourish and spread when shared in a fertile environment. Dr. Krystof Mocala, my colleague at Infineon Technologies Richmond, taught me that every problem has many layers and can be penetrated to as great a depth as we desire. Maria Basualdo, my first guru, provided an example of dedication and generosity that is my perpetual guide. Amy Wung, my fellow PhD student, set the standard in patience, grace and persistence that I will always carry with me. Finally, my advisor Prof. Gary Fedder, about whom not enough can be said, is my model for integrity. He is the embodiment of his field. His humanity and commitment to truth inspired me throughout my pursuit of the PhD to go beyond my boundaries, to take analyses one step further and to validate my assumptions and conclusions by every means possible. Prof. Fedder showed me that my responsibility
as a researcher is to provide the highest quality analyses, data and conclusions for our research community so our field of knowledge can progress for the benefit of society as a whole. Under his guidance I learned I have a contribution to make in that endeavor.

My wife Elizabeth encouraged me to pursue the doctoral degree. She and my daughters Corinna, Vivienne and Xanthe continued to love me even as I spent untold hours in the lab or in front of the computer. Without their belief in me this work would not have been completed. I would like to thank my mother-in-law and father-in-law, Nancy and Ray Schandelmeier, my sister-in-law Julia Schandelmeier, her husband Andy Hardy, their family Wilhelmina Nolting, Josephine Nolting and Helena Hardy, my sister France Gilgunn and my father Michael Gilgunn for the love, care and support they provided to my family during my studies.

I thank all the facilitators of my work and the friends and colleagues who assisted me:: Prof. Tamal Mukherjee, Prof. Charles Neuman, Prof. C. Fred Higgs III, Prof. Yao Shi-Chune, Prof. Elon J. Terrell of Columbia University, Dir. Chris Bowman, Carsen Kline, Tim Fisher, Mike Sakaluk, Suresh Santhanam, Dr. Matthew Moneck, Dr. George Subrebost, Larry Schultz, Dan Marks, Christina Cowan, Rhonda Moyer, Daniel Shapiro, Dr. J. Fernando Alfaro, Dr. Sarah Bedair, Dr. Chiung C. Lo, Dr. Michele Di Pietro, Niladri Sarkar, Sarah Neyer, John Reinke, Nathan Lazarus, Joshua Ziff of Bridge Semiconductor, Matt Price of Heidelberg Instruments, Jerry Beeney of FLIR, Dan Hummel of West Coast Quartz, Steve Einhorn and Miroslav Sokol of Laurier Inc., Yu-Jen Fang, Abhishek Jajoo, Kristen Dorsey, Hasan Akyol, Louis Draghi, Phillip Bergeron, Dir. Noel T. Nuhfer and Jingwei Liu.

My thesis committe Prof. Reza Ghodssi of the University of Maryland, Prof. William C. Messner and Prof. James A. Bain have my deepest gratitude for providing feedback on my proposal and for reading, reviewing and critiquing my dissertation.

The financial support for the work contained in this dissertation was provided by The Boeing Company.
Abstract

A fabrication technology called SOI-CMOS-MEMS is developed to realize arrays of electrothermally actuated micromirror arrays with fill factors up to 90% and mechanical scan ranges up to ±45°. SOI-CMOS-MEMS features bonding of a CMOS-MEMS folded electrothermal actuator chip with a SOI mirror chip. Actuators and micromirrors are separately released using Bosch-type and isotropic Si etch processes. A 1-D, 3 x 3 SOI-CMOS-MEMS mirror array is characterized at a 1 mm scale that meets fill factor and scan range targets with a power sensitivity of 1.9 deg·mW⁻¹ and -0.9 deg·mW⁻¹ on inner and outer actuator legs, respectively. Issues preventing fabrication of SOI-CMOS-MEMS micro-mirror arrays designed for 1-D and 3-D motion at scales from 500 µm to 50 µm are discussed.

Electrothermomechanical analytic models of power response of a generic folded actuator topology are developed that provide insight into the trends in actuator behavior for actuator design elements such as beam geometry and heater type, among others. Adverse power and scan range scaling and favorable speed scaling are demonstrated. Mechanical constraints on device geometry are derived. Detailed material, process, test structure and device characterization is presented that demonstrates the consistency of measured device behavior with analytic models.

A unified model for aspect ratio dependent etch modulation is developed that achieves depth prediction accuracy of better than 10% up to 160 µm depth over a range of feature shapes and dimensions. The technique is applied extensively in the SOI-CMOS-MEMS process to produce deep multi-level structures in Si with a single etch mask and to control uniformity and feature profiles.

TiW attack during release etch is shown to be the driving factor in mirror coplanarity loss. The effect is due to thermally accelerated etching caused by heating of released structures by the exothermic reaction of Si and F. The effect is quantified using in situ infrared imaging. Models are developed that predict suspended device temperatures based on a power balance model using a single parameter, the proportion of etch heat carried away by volatile species, as the sole fitting parameter.
# Table of Contents

List of Figures ........................................................................................................ ix

List of Tables ........................................................................................................... xiv

Symbols and Abbreviations..................................................................................... xv

Chapter 1 SOI-CMOS-MEMS: An Opening ........................................................... 1
  1.1 Micromirror Applications ........................................................................... 1
  1.2 Micromirror Actuation ............................................................................ 3
  1.3 Micromirror Fabrication Technologies ................................................... 6
  1.4 Outline of Dissertation and Contributions .............................................. 8

Chapter 2 Electrothermally Actuated Mirror Design and Operation ....................... 10
  2.1 SOI-CMOS-MEMS Mirror Design Parameters ..................................... 11
    2.1.1 CMOS-MEMS Beam Types ............................................................... 11
    2.1.2 CMOS-MEMS Beam Reference Directions ....................................... 13
    2.1.3 CMOS-MEMS Beam Descriptor ........................................................ 13
    2.1.4 SOI-CMOS-MEMS Micromirror Topologies ..................................... 14
    2.1.5 Actuator and Heater Types ................................................................. 18
    2.1.6 Thermal Isolation Design .................................................................... 20
  2.2 Principles of Electrothermal Actuation .................................................. 21
    2.2.1 Bimorph Thermomechanical Response .............................................. 22
    2.2.2 Multimorph Thermomechanical Response ......................................... 25
    2.2.3 Impact of Temperature Distributions .................................................. 31
  2.3 Actuator Thermal Design ....................................................................... 36
    2.3.1 Folded Electrothermal Actuator Thermal Model ................................ 38
    2.3.2 Multimorph Actuator Response with Discrete Heaters ...................... 41
    2.3.3 Multimorph Actuator Response with Distributed Heaters .................. 45
    2.3.4 Thermal Resistance of Device Elements ............................................. 48
  2.4 Folded Actuator Electrothermomechanical Response ............................ 55
    2.4.1 Pedestal Displacement ........................................................................ 56
    2.4.2 Optimal Resistor Position for Reduced Power Consumption ............ 60
    2.4.3 Scan Range Scaling ........................................................................... 62
    2.4.4 Speed Scaling ...................................................................................... 63
    2.4.5 Power Scaling ...................................................................................... 66
  2.5 Actuator Mechanical Design .................................................................. 69
    2.5.1 Self-Assembly ..................................................................................... 69
    2.5.2 Geometric Constraints ........................................................................ 72
    2.5.3 Mirror and Post Dimensional Constraints ........................................... 73
    2.5.4 Mechanical Modes ............................................................................. 76
  2.6 Electrothermal Design and Operation Summary .................................... 78

Chapter 3 SOI-CMOS-MEMS Fabrication .............................................................. 80
  3.1 Post-CMOS Processing .......................................................................... 81
    3.1.1 Backside Aluminum Deposition and Patterning .............................. 82
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1.2 Backside ARDEM Si Processing</td>
<td>85</td>
</tr>
<tr>
<td>3.1.3 Frontside Oxide Etch</td>
<td>87</td>
</tr>
<tr>
<td>3.2 SOI Processing</td>
<td>88</td>
</tr>
<tr>
<td>3.2.1 Mirror and Post Patterning</td>
<td>90</td>
</tr>
<tr>
<td>3.2.2 Post Profile Control by ARDEM</td>
<td>91</td>
</tr>
<tr>
<td>3.3 SOI-CMOS-MEMS Processing</td>
<td>95</td>
</tr>
<tr>
<td>3.3.1 Flip-Chip Bonding</td>
<td>96</td>
</tr>
<tr>
<td>3.3.2 Backside CMOS-MEMS Release</td>
<td>99</td>
</tr>
<tr>
<td>3.3.3 Frontside Mirror Release</td>
<td>101</td>
</tr>
<tr>
<td>3.3.4 Device Packaging</td>
<td>102</td>
</tr>
<tr>
<td>3.4 Fabrication Technology Scaling</td>
<td>103</td>
</tr>
<tr>
<td>3.4.1 50 µm Pitch Post Etch Fabrication</td>
<td>104</td>
</tr>
<tr>
<td>3.4.2 100 µm Pitch Post Etch Fabrication</td>
<td>105</td>
</tr>
<tr>
<td>3.4.3 500 µm Pitch Post Etch Fabrication</td>
<td>106</td>
</tr>
<tr>
<td>3.4.4 BHF BOX Removal</td>
<td>107</td>
</tr>
<tr>
<td>3.4.5 Device Bonding</td>
<td>107</td>
</tr>
<tr>
<td>3.4.6 Addressing Post Scaling Issues</td>
<td>109</td>
</tr>
<tr>
<td>3.5 Fabrication Summary</td>
<td>109</td>
</tr>
<tr>
<td>Chapter 4 Aspect Ratio Dependent Etch Modulation</td>
<td>111</td>
</tr>
<tr>
<td>4.1 The Coburn-Winters Model of ARDE</td>
<td>112</td>
</tr>
<tr>
<td>4.1.1 Rangelow’s Criteria for the Validity of Coburn-Winters Model</td>
<td>113</td>
</tr>
<tr>
<td>4.1.2 Molecular Flow Regime of the Etch Process</td>
<td>116</td>
</tr>
<tr>
<td>4.1.3 Dushman’s Vacuum Conductance Factor</td>
<td>117</td>
</tr>
<tr>
<td>4.1.4 Clausing’s Vacuum Conductance Factor</td>
<td>118</td>
</tr>
<tr>
<td>4.1.5 Comparison of Dushman and Clausing Correction Factors</td>
<td>120</td>
</tr>
<tr>
<td>4.2 Modeling Surface Etch Rate</td>
<td>121</td>
</tr>
<tr>
<td>4.2.1 Spatial Variation</td>
<td>121</td>
</tr>
<tr>
<td>4.2.2 Pattern-based Variation</td>
<td>123</td>
</tr>
<tr>
<td>4.2.3 Microloading Weighting Function</td>
<td>124</td>
</tr>
<tr>
<td>4.3 Unified Etch Depth Model</td>
<td>127</td>
</tr>
<tr>
<td>4.3.1 Etch Depth Model Structure</td>
<td>127</td>
</tr>
<tr>
<td>4.3.2 Etch Depth Model</td>
<td>128</td>
</tr>
<tr>
<td>4.3.3 Model Extension to Tapered Profiles</td>
<td>129</td>
</tr>
<tr>
<td>4.3.4 Comparison of Model with Dushman and Clausing Factors</td>
<td>130</td>
</tr>
<tr>
<td>4.3.5 Practical Considerations for ARDEM Mask-making</td>
<td>131</td>
</tr>
<tr>
<td>4.4 Etch Process Characterization</td>
<td>134</td>
</tr>
<tr>
<td>4.4.1 Test Structures for Etch Model Parameter Extraction</td>
<td>135</td>
</tr>
<tr>
<td>4.4.2 Si Etch Time Stability</td>
<td>138</td>
</tr>
<tr>
<td>4.4.3 Etch Reaction Kinetics Regime</td>
<td>140</td>
</tr>
<tr>
<td>4.4.4 Macroloding and Spatial Characterization</td>
<td>144</td>
</tr>
<tr>
<td>4.4.5 Microloading Characterization</td>
<td>144</td>
</tr>
<tr>
<td>4.4.6 ARDE Characterization</td>
<td>146</td>
</tr>
<tr>
<td>4.4.7 Full Model Validation</td>
<td>148</td>
</tr>
<tr>
<td>4.5 ARDEM Summary</td>
<td>151</td>
</tr>
<tr>
<td>Chapter 5 Etch Heating</td>
<td>153</td>
</tr>
<tr>
<td>5.1 Effect of Temperature on Etch Selectivity</td>
<td>153</td>
</tr>
<tr>
<td>Section</td>
<td>Page</td>
</tr>
<tr>
<td>------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>6.2.1 Thickness Measurement Method</td>
<td>201</td>
</tr>
<tr>
<td>6.2.2 Foundry CMOS Thickness Trends</td>
<td>202</td>
</tr>
<tr>
<td>6.2.3 Frontside Oxide Etch Metal Erosion</td>
<td>204</td>
</tr>
<tr>
<td>6.2.4 Metal Proportions in Beams</td>
<td>206</td>
</tr>
<tr>
<td>6.3 Beam Dimensions</td>
<td>206</td>
</tr>
<tr>
<td>6.3.1 Beam Width and Length</td>
<td>207</td>
</tr>
<tr>
<td>6.3.2 Critical Dimension Bias</td>
<td>207</td>
</tr>
<tr>
<td>6.4 Young’s Modulus and Beam Stiffness</td>
<td>208</td>
</tr>
<tr>
<td>6.4.1 Spring Constant Matrix</td>
<td>209</td>
</tr>
<tr>
<td>6.4.2 Young’s Modulus Extraction</td>
<td>211</td>
</tr>
<tr>
<td>6.4.3 Mechanical Stiffness Process Monitor</td>
<td>213</td>
</tr>
<tr>
<td>6.5 Self-Assembly Displacements</td>
<td>215</td>
</tr>
<tr>
<td>6.5.1 Vertical Radius of Curvature</td>
<td>216</td>
</tr>
<tr>
<td>6.5.2 Lateral Self-Assembly</td>
<td>216</td>
</tr>
<tr>
<td>6.6 Vertical Actuator Response Dependencies</td>
<td>218</td>
</tr>
<tr>
<td>6.6.1 Thermal Sensitivity</td>
<td>218</td>
</tr>
<tr>
<td>6.6.2 Heater Placement Impact on Actuator Response</td>
<td>220</td>
</tr>
<tr>
<td>6.6.3 End Plate Impact on Actuator Response</td>
<td>223</td>
</tr>
<tr>
<td>6.6.4 Beam Width Impact on Actuator Response</td>
<td>224</td>
</tr>
<tr>
<td>6.7 Mirror and Actuator Performance</td>
<td>225</td>
</tr>
<tr>
<td>6.7.1 Electrothermal Actuator Design Space</td>
<td>225</td>
</tr>
<tr>
<td>6.7.2 SOI-CMOS-MEMS Mirror Angular Displacement</td>
<td>228</td>
</tr>
<tr>
<td>6.7.3 Comparison of Response for Actuators of Various Scales</td>
<td>231</td>
</tr>
<tr>
<td>6.7.4 Mirror Array Element Coplanarity</td>
<td>232</td>
</tr>
<tr>
<td>6.7.5 Mirror Radius of Curvature and Smoothness</td>
<td>236</td>
</tr>
<tr>
<td>6.7.6 Thermal Cross-talk</td>
<td>237</td>
</tr>
<tr>
<td>6.7.7 Dynamic Response</td>
<td>238</td>
</tr>
<tr>
<td>6.8 Characterization Summary</td>
<td>241</td>
</tr>
<tr>
<td>6.8.1 Process Variation and Device Variation</td>
<td>241</td>
</tr>
<tr>
<td>Chapter 7 SOI-CMOS-MEMS Impact and Outlook</td>
<td>243</td>
</tr>
<tr>
<td>7.1 A Summing Up</td>
<td>243</td>
</tr>
<tr>
<td>7.2 Conclusions</td>
<td>245</td>
</tr>
<tr>
<td>7.3 Future Directions</td>
<td>246</td>
</tr>
<tr>
<td>Appendix A SOI-CMOS-MEMS Process Flow</td>
<td>248</td>
</tr>
<tr>
<td>Appendix B Auxiliary Process Flows</td>
<td>271</td>
</tr>
<tr>
<td>Appendix C Process Recipes</td>
<td>295</td>
</tr>
<tr>
<td>Appendix D Scripts and Code</td>
<td>299</td>
</tr>
<tr>
<td>Appendix E Post Etch Geometry Study</td>
<td>338</td>
</tr>
<tr>
<td>References</td>
<td>341</td>
</tr>
</tbody>
</table>
List of Figures

Figure 2.1 General MEMS beams geometry 12
Figure 2.2 Coordinate reference directions for MEMS beams 13
Figure 2.3 Schematics of SOI-CMOS-MEMS electrothermal micromirrors 17
Figure 2.4 SOI-CMOS-MEMS design dimensions 18
Figure 2.5 Electrothermal actuator plan-view and cross-sections 19
Figure 2.6 CMOS-MEMS thermal isolation schematics 20
Figure 2.7 Longitudinal CMOS-MEMS beam cross-sections 21
Figure 2.8 Comparison of thermal sensitivity from theory and FEA 23
Figure 2.9 Comparison of beam tip z-displacement from shape function and geometry 25
Figure 2.10 Neutral axis location and coordinate axis conventions 26
Figure 2.11 Comparison of multimorph theory and Timoshenko’s bimorph theory 30
Figure 2.12 Comparison of m1pf beam and a beam with a nichrome top heater 30
Figure 2.13 Scaling of thermal sensitivity with beam thickness 31
Figure 2.14 Temperature distributions in actuators with discrete and distributed heaters 33
Figure 2.15 Shape function comparison for discrete and distributed heaters 35
Figure 2.16 Plan-view schematics of electrothermal actuator thermal components 37
Figure 2.17 Thermal circuit for actuators with discrete and distributed heaters 40
Figure 2.18 FEA of heat transfer through air from a suspended plate in an etch pit 50
Figure 2.19 FEA simulation trends in heat transfer with device geometry 51
Figure 2.20 Thermal FEA of via isolation structures 53
Figure 2.21 Abstracted line drawing of a folded electrothermal actuator 56
Figure 2.22 Analysis of mirror pedestal translational displacement 59
Figure 2.23 Angular displacement variation with discrete heater position 60
Figure 2.24 Angular displacement variation with heater position and thermal resistance 61
Figure 2.25 Scaling of actuator scan range with device pitch and thermal resistance 62
Figure 2.26 Scaling of actuator scan range with device pitch for small pitch < 100 μm 63
Figure 2.27 Scaling of thermal cutoff with device pitch and thermal resistance 66
Figure 2.28 Power scaling with device pitch and thermal resistance 67
Figure 2.29 Scaling of power sensitivity and density with device pitch 68
Figure 2.30 SEM images of folded actuators with different self-assembly displacements 69
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.31</td>
<td>Plan-views of actuator topologies analyzed for self-assembly displacement</td>
<td>71</td>
</tr>
<tr>
<td>2.32</td>
<td>Abstracted analysis of SOI-CMOS-MEMS translation for generic topology</td>
<td>73</td>
</tr>
<tr>
<td>2.33</td>
<td>Variation in mirror post and pedestal displacement constraints with pitch</td>
<td>75</td>
</tr>
<tr>
<td>2.34</td>
<td>Abstracted analysis of SOI-CMOS-MEMS translation for specific topology</td>
<td>76</td>
</tr>
<tr>
<td>2.35</td>
<td>Spring constant and first mode frequency variation with device pitch</td>
<td>77</td>
</tr>
<tr>
<td>2.36</td>
<td>First three eigenmodes of the various actuator topologies</td>
<td>78</td>
</tr>
<tr>
<td>3.1</td>
<td>Photograph and cross-section of a foundry CMOS chip</td>
<td>82</td>
</tr>
<tr>
<td>3.2</td>
<td>Schematic cross-section of a CMOS chip after backside Al deposition</td>
<td>83</td>
</tr>
<tr>
<td>3.3</td>
<td>Photographs of tiled CMOS chips and imaging resist uniformity</td>
<td>83</td>
</tr>
<tr>
<td>3.4</td>
<td>Cross-section of CMOS backside patterned Al</td>
<td>84</td>
</tr>
<tr>
<td>3.5</td>
<td>Images of backside ARDEM patterning before and after plasma etch</td>
<td>86</td>
</tr>
<tr>
<td>3.6</td>
<td>Schematic cross-sections of the CMOS backside Si etch process</td>
<td>87</td>
</tr>
<tr>
<td>3.7</td>
<td>SEM and schematic cross-section of the CMOS frontside oxide etch</td>
<td>88</td>
</tr>
<tr>
<td>3.8</td>
<td>Cross-section of a DSP SOI wafer</td>
<td>89</td>
</tr>
<tr>
<td>3.9</td>
<td>Cross-sections of SOI mirror and post Al patterning</td>
<td>90</td>
</tr>
<tr>
<td>3.10</td>
<td>Photographs of mirror and post sides of SOI chip for mm-scale mirrors</td>
<td>91</td>
</tr>
<tr>
<td>3.11</td>
<td>Photograph of SOI post ARDEM pattern detail with cross-section</td>
<td>92</td>
</tr>
<tr>
<td>3.12</td>
<td>Photographs illustrating the need for and use of Si ballast for post Si etch</td>
<td>93</td>
</tr>
<tr>
<td>3.13</td>
<td>SEM images of etched SOI posts at various dimensions and aspect ratios</td>
<td>94</td>
</tr>
<tr>
<td>3.14</td>
<td>SEM images of SOI post types and SOI post chip for mm-scale mirrors</td>
<td>95</td>
</tr>
<tr>
<td>3.15</td>
<td>Photographs and cross-section of a SOI vacuum diffuser plate</td>
<td>96</td>
</tr>
<tr>
<td>3.16</td>
<td>Photograph and cross-section of epoxy dip tray</td>
<td>97</td>
</tr>
<tr>
<td>3.17</td>
<td>Photographs of posts after epoxy dip</td>
<td>98</td>
</tr>
<tr>
<td>3.18</td>
<td>Photograph of overlaid dipped SOI post and CMOS-MEMS mirror pedestal</td>
<td>98</td>
</tr>
<tr>
<td>3.19</td>
<td>Photograph and cross-section of a bonded SOI-CMOS-MEMS chip</td>
<td>99</td>
</tr>
<tr>
<td>3.20</td>
<td>SEM and cross-section after backside CMOS release etch</td>
<td>100</td>
</tr>
<tr>
<td>3.21</td>
<td>SEM and cross-section of released SOI-CMOS-MEMS array</td>
<td>101</td>
</tr>
<tr>
<td>3.22</td>
<td>Photograph and cross-section of packaged SOI-CMOS-MEMS chips</td>
<td>103</td>
</tr>
<tr>
<td>3.23</td>
<td>SEMs and photographs of issues with 50 µm pitch mirror devices</td>
<td>104</td>
</tr>
<tr>
<td>3.24</td>
<td>SEMs and photographs of issues with 100 µm pitch mirror devices</td>
<td>106</td>
</tr>
<tr>
<td>3.25</td>
<td>SEMs and photographs of issues with 500 µm pitch mirror devices</td>
<td>107</td>
</tr>
<tr>
<td>3.26</td>
<td>Photograph of posts broken during BHF BOX removal</td>
<td>107</td>
</tr>
</tbody>
</table>
List of Figures

Figure 3.27 Photograph, SEM and cross-sections of issue with bonding 500 µm pitch devices 108
Figure 3.27 Schematic of a two level post design and etch concept 109
Figure 4.1 Conceptual schematics of a Bosch-type etch process 114
Figure 4.2 Evolution of DC bias in an STS-ASE ICP Si etch process 115
Figure 4.3 Tube of varying perimeter and cross-sectional area 118
Figure 4.4 Clausing theory cases: regular cylinder and rectangular slit 119
Figure 4.5 Comparison of the Dushman and Clausing vacuum conductance theories 121
Figure 4.6 Cross-section and plan view of a STS-ASE chamber and coordinate system 123
Figure 4.7 Geometry for FEA simulation of F reduction at the surface of an etching wafer 126
Figure 4.8 F reduction FEA solutions at the surface of an etching wafer 126
Figure 4.9 Normalized F reduction at the center of an etching wafer 127
Figure 4.10 Practical implementation of an etch depth model 128
Figure 4.11 Dushman correction factors for regular and tapered cylinders and trenches 130
Figure 4.12 ARDEM for a two level structure of a mesa in an etch pit 132
Figure 4.13 ARDEM pattern on an irregularly shaped area 134
Figure 4.14 Microdonut test structures for etch process characterization 136
Figure 4.15 Images illustrating etch process undercut and profile 138
Figure 4.16 Etch depth per cycle vs. etch step time for a fixed passivation time 139
Figure 4.17 Change in etch depth over a range of bias voltages 141
Figure 4.18 Change in etch anisotropy for holes of varying radius 141
Figure 4.19 Azimuthal Si etch rate variation 142
Figure 4.20 Wafer center etch rate variation with Si macroload 143
Figure 4.21 Normalized radial etch rate variation with Si macroload 143
Figure 4.22 Variation in the normalized etch rate with annulus width 145
Figure 4.23 Etch depth data for donut hole and trench test structures 147
Figure 4.24 Experimental etch depth compared to etch model predictions 147
Figure 4.25 Measured and modeled etch depths for circular holes and trenches 148
Figure 4.26 Complex pattern density layout and microloading convolution 149
Figure 4.27 Measured and modeled depth data for a complex pattern density layout 150
Figure 5.1 FIB image of W attack in a via chain 154
Figure 5.2 Cross-sections illustrating anisotropic and isotropic ARDE on release overetch 169
Figure 5.3 Suspended disc test structures for etch heating investigation 170
List of Figures

Figure 5.4 Variation in structure thermal conductance during release etch 174
Figure 5.5 Abstracted view of suspended disc test structure for FEA analysis 177
Figure 5.6 Cross-section and photograph of infrared camera setup on plasma etch chamber 182
Figure 5.7 Suspended disc temperature at the end of an anisotropic etch step 186
Figure 5.8 Suspended disc temperature during a polymer removal step 186
Figure 5.9 Suspended disc temperature difference during isotropic release etch 187
Figure 5.10 Isotropic etch disc temperature for various Si thicknesses 188
Figure 5.11 Isotropic etch disc temperature for various suspension width and length 189
Figure 5.12 Disc underside Si thickness after isotropic etch 190
Figure 5.13 Optical microscope images of the suspended disc backside after isotropic etch 191
Figure 5.14 Suspended disc temperature variation with disc radius 192
Figure 5.15 Suspended disc temperature variation with suspension length 192
Figure 5.16 Suspended disc temperature variation with suspension width 193
Figure 5.17 Suspended disc temperature variation with DC bias 194
Figure 5.18 Suspended disc temperature variation with backside Si thickness 194
Figure 6.1 FIB images of m4321 beams on field oxide and active area 201
Figure 6.2 Metal layer thickness trends across several JAZZ runs 203
Figure 6.3 ILD layer thickness trends across several JAZZ runs 204
Figure 6.4 Trend of m1 to Si layer thickness across several JAZZ runs 204
Figure 6.5 m3 Al loss on m3* beams 205
Figure 6.6 Trends of TiW proportion and metal in a m321a beam 206
Figure 6.7 SEM of a beam width and pitch measurement structure 207
Figure 6.8 CD bias for m3*a beams across several JAZZ runs 208
Figure 6.9 Cantilever test structure and test setup for Young’s modulus extraction 212
Figure 6.10 Lumped element model of a cantilever beam and nanoindenter transducer 213
Figure 6.11 Trends of spring constant and flexural rigidity across several JAZZ runs 214
Figure 6.12 SEM and cross-section of a m1f beam for radius of curvature extraction 215
Figure 6.13 Lateral self-assembly displacement measurements 217
Figure 6.14 Temperature variation and trends in m1a and m1f beam shape 219
Figure 6.15 SEMs of actuator test structures with varying heater placement 220
Figure 6.16 Actuator tip angle, power sensitivity and beam shape variation with input power 221
Figure 6.17 Comparison of actuator power response for distributed and discrete heaters 222
List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.18</td>
<td>SEMs of actuator test structures with varying plate dimension</td>
<td>223</td>
</tr>
<tr>
<td>6.19</td>
<td>Comparison of actuator power response for various pedestal widths</td>
<td>224</td>
</tr>
<tr>
<td>6.20</td>
<td>Comparison of actuator power response for various beam widths</td>
<td>224</td>
</tr>
<tr>
<td>6.21</td>
<td>SEM images of 1-D folded electrothermal actuators</td>
<td>227</td>
</tr>
<tr>
<td>6.22</td>
<td>SEM images of 3-D electrothermal actuators</td>
<td>227</td>
</tr>
<tr>
<td>6.23</td>
<td>SEM images of arrays of CMOS-MEMS actuators</td>
<td>228</td>
</tr>
<tr>
<td>6.24</td>
<td>Variation in mirror angle with input power for SOI-CMOS-MEMS mirrors</td>
<td>229</td>
</tr>
<tr>
<td>6.25</td>
<td>Comparison of actuator angular power response of 1-D and 3-D actuators</td>
<td>231</td>
</tr>
<tr>
<td>6.26</td>
<td>Piston displacement response of 3-D actuators</td>
<td>232</td>
</tr>
<tr>
<td>6.27</td>
<td>Coplanarity of a 3 x 3 1-D actuator array</td>
<td>233</td>
</tr>
<tr>
<td>6.28</td>
<td>Coplanarity of a 3 x 3 SOI-CMOS-MEMS mirror array and a 3 x 3 actuator array</td>
<td>234</td>
</tr>
<tr>
<td>6.29</td>
<td>Coplanarity of 2 x 2 and 10 x 10 3-D actuator arrays</td>
<td>235</td>
</tr>
<tr>
<td>6.30</td>
<td>Coplanarity of a 10 x 10 1-D actuator array at small pitch</td>
<td>236</td>
</tr>
<tr>
<td>6.31</td>
<td>Surface profile and height variation of SOI-CMOS-MEMS mirrors</td>
<td>237</td>
</tr>
<tr>
<td>6.32</td>
<td>Thermal cross-talk in a SOI-CMOS-MEMS micromirror array</td>
<td>238</td>
</tr>
<tr>
<td>6.33</td>
<td>Frequency response of SOI-CMOS-MEMS mirrors and 1-D and 3-D actuators</td>
<td>239</td>
</tr>
</tbody>
</table>
List of Tables

Table 1.1 Performance comparison of mirrors using various actuation types 6
Table 2.1 SOI-CMOS-MEMS variable micromirror structural design parameters 15
Table 2.2 SOI-CMOS-MEMS fixed micromirror structural design parameters 16
Table 2.3 Dimensions of m1pf beam members 27
Table 2.4 Thermal conductivities and sheet resistances of CMOS-MEMS beams 54
Table 2.5 Thermal resistances for a generic actuator topology 55
Table 2.6 Self-assembly displacements for a 1-D folded electrothermal actuator 71
Table 2.7 Effective flexural rigidity of 1-D actuator elements 77
Table 2.8 Mode frequencies for folded electrothermal actuator topologies 78
Table 5.1 Characteristic plasma parameters of a Bosch-type, DRIE process 162
Table 5.2 Geometric parameter space of the etch heating test structures 171
Table 5.3 SC4000 IR camera configuration parameters 183
Table 6.1 Device parameter measurement methods and their precision 200
Table 6.2 Mean and standard deviation of measured JAZZ layer thicknesses 202
Table 6.3 Young’s modulus extraction matrix elements for a JAZZ process 211
Table 6.4 Design parameter values for various electrothermal actuator designs 225
Symbols and Abbreviations

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>{•}</td>
<td>a set</td>
</tr>
<tr>
<td>[•]</td>
<td>a vector</td>
</tr>
<tr>
<td>*</td>
<td>wildcard</td>
</tr>
<tr>
<td>α</td>
<td>coefficient of thermal expansion</td>
</tr>
<tr>
<td>βₘ</td>
<td>mᵗʰ eigenvalue of a series solution to a differential equation</td>
</tr>
<tr>
<td>γ</td>
<td>electrothermal actuator thermal sensitivity</td>
</tr>
<tr>
<td>Γ</td>
<td>flux</td>
</tr>
<tr>
<td>δ</td>
<td>atomic, molecular or particle diameter</td>
</tr>
<tr>
<td>ΔH</td>
<td>change in enthalpy, or heat of formation of a chemical compound</td>
</tr>
<tr>
<td>ΔT</td>
<td>temperature difference with respect to some reference temperature</td>
</tr>
<tr>
<td>Δw</td>
<td>CD bias, i.e. actual width - layout width following release etch</td>
</tr>
<tr>
<td>Δy</td>
<td>width of a beam member in multimorph formulae</td>
</tr>
<tr>
<td>Δz</td>
<td>thickness of a beam member in multimorph formulae</td>
</tr>
<tr>
<td>ε</td>
<td>mechanical strain</td>
</tr>
<tr>
<td>εᵦᵣ</td>
<td>infrared emissivity</td>
</tr>
<tr>
<td>εₒ</td>
<td>permittivity of free space</td>
</tr>
<tr>
<td>ζ</td>
<td>dimensionless axial coordinate</td>
</tr>
<tr>
<td>η</td>
<td>dimensionless radial coordinate</td>
</tr>
<tr>
<td>θ</td>
<td>angular displacement</td>
</tr>
<tr>
<td>θᵦᵣ</td>
<td>angular self-assembly displacement</td>
</tr>
<tr>
<td>θₜₜ</td>
<td>thermally induced angular displacement</td>
</tr>
<tr>
<td>Θ</td>
<td>normalized angular displacement</td>
</tr>
<tr>
<td>κ</td>
<td>thermal conductivity</td>
</tr>
<tr>
<td>λ₁</td>
<td>fractional resistor placement in an electrothermal actuator</td>
</tr>
<tr>
<td>λ₂</td>
<td>mean free path</td>
</tr>
<tr>
<td>μ</td>
<td>mean</td>
</tr>
<tr>
<td>μₚ</td>
<td>microloading</td>
</tr>
<tr>
<td>ν</td>
<td>Poisson’s ratio</td>
</tr>
<tr>
<td>ξ</td>
<td>Causing’s simplification constant for vacuum conductance correction factor</td>
</tr>
<tr>
<td>Symbol</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
</tr>
<tr>
<td>( \rho )</td>
<td>cylindrical coordinate direction, or radial distance from a structure origin</td>
</tr>
<tr>
<td>( \rho_c )</td>
<td>radius of curvature of a structural element</td>
</tr>
<tr>
<td>( \rho_d )</td>
<td>material mass density</td>
</tr>
<tr>
<td>( \rho_p )</td>
<td>resistivity of embedded polysilicon film</td>
</tr>
<tr>
<td>( \sigma )</td>
<td>mechanical stress</td>
</tr>
<tr>
<td>( \sigma_{SB} )</td>
<td>Stefan-Boltzmann constant</td>
</tr>
<tr>
<td>( \sigma_{ion} )</td>
<td>collision cross-section of an ionic species in a plasma</td>
</tr>
<tr>
<td>( \tau )</td>
<td>time</td>
</tr>
<tr>
<td>( \tau_{win} )</td>
<td>window transmission in the context of IR imaging</td>
</tr>
<tr>
<td>( \nu )</td>
<td>proportion of exothermic reaction heat absorbed by an etching structure</td>
</tr>
<tr>
<td>( \phi )</td>
<td>azimuthal angle in a cylindrical or polar coordinate system</td>
</tr>
<tr>
<td>( \chi )</td>
<td>ratio of limiting cases of ion driven and spontaneous thermal etching</td>
</tr>
<tr>
<td>( \psi )</td>
<td>sidewall profile angle of an etched feature</td>
</tr>
<tr>
<td>( \Omega_a )</td>
<td>array pitch, the distance between equivalent points on adjacent devices in an array</td>
</tr>
<tr>
<td>( a )</td>
<td>plasma etch microloading scaling factor</td>
</tr>
<tr>
<td>( A )</td>
<td>Arrhenius’ pre-exponential factor</td>
</tr>
<tr>
<td>( AR )</td>
<td>aspect ratio, depth:characteristic dimension, or length:width</td>
</tr>
<tr>
<td>( A_{surface} )</td>
<td>area of a surface, the subscript denotes the surface</td>
</tr>
<tr>
<td>( b )</td>
<td>length to width ratio of a rectangular feature</td>
</tr>
<tr>
<td>( c )</td>
<td>molar volume density</td>
</tr>
<tr>
<td>( C )</td>
<td>coefficients of fitted functions and general ODE solutions</td>
</tr>
<tr>
<td>( C_p )</td>
<td>heat capacity at constant pressure</td>
</tr>
<tr>
<td>( C_{th} )</td>
<td>thermal capacitance</td>
</tr>
<tr>
<td>( \text{cond}(M) )</td>
<td>condition number of matrix ( M )</td>
</tr>
<tr>
<td>( d )</td>
<td>diameter or characteristic dimension, specified in context</td>
</tr>
<tr>
<td>( D )</td>
<td>etch depth</td>
</tr>
<tr>
<td>( D_{X-Y} )</td>
<td>co-diffusivity of species X and Y in a mixture of both</td>
</tr>
<tr>
<td>( e )</td>
<td>enclosure of a structure by another structure in a physical layout</td>
</tr>
<tr>
<td>( E )</td>
<td>vector of Young’s moduli</td>
</tr>
<tr>
<td>( E_A )</td>
<td>activation energy</td>
</tr>
<tr>
<td>( (EI)_{eff} )</td>
<td>effective flexural rigidity</td>
</tr>
<tr>
<td>( E_{material} )</td>
<td>Young’s modulus of a given material</td>
</tr>
</tbody>
</table>
Symbols and Abbreviations

\( E_{\text{material}} \)  biaxial modulus of a given material
\( ER_{\text{mat}} \)  etch rate of a given material
\( f \)  frequency
\( F \)  force
\( f(vars) \)  a function of one or more variables
\( FF \)  fill factor, ratio of the functionally active area of a device to total device area
\( g \)  gap, or space, between two structural elements
\( g_{\text{cam}} \)  IR camera gain
\( g_c(M_p, r, \theta) \)  fitted function for the etch rate dependence on \( M_p \), \( r \) and \( \theta \)
\( h \)  generalized transport coefficient, exact definition depends on context
\( H \)  perimeter
\( i \)  an index
\( j \)  an index
\( k \)  an index
\( K \)  the probability that a particle passing through the orifice of a structure will reach the bottom of the structure
\( K' \)  first order chemical reaction rate constant
\( K'' \)  second order chemical reaction rate constant
\( k_B \)  Boltzmann’s constant
\( k_{\text{coord}} \)  spring constant of a structure for displacement in a given coordinate direction
\( k_{\text{coord}} \)  vector of structure spring constants for displacement in a given coordinate direction
\( K_i \)  one of a series of constants
\( K_n \)  Knudsen number
\( k_x \)  spring constant for bending in the \( x \)-direction
\( k_y \)  spring constant for bending in the \( y \)-direction
\( k_z \)  spring constant for bending in the \( z \)-direction
\( l \)  length
\( L \)  physical layout function
\( m \)  mass, or eigenfunction index, depending on context
\( M_{\text{source}} \)  bending moment due to a particular source
\( M_p \)  etch macroloading
\( N \)  total count of a quantity or element
Symbols and Abbreviations

\( N_A \quad \) Avogadro’s number
\( N(\beta_m) \quad \) norm of an eigenfunction corresponding to the \( m \)th eigenvalue \( \beta_m \)
\( N_m \quad \) number of materials in the JAZZ 0.35 \( \mu \)m SiGe BiCMOS process
\( o \quad \) overlap of one layer by another layer
\( p \quad \) pressure
\( P \quad \) power
\( \dot{P} \quad \) heat power dissipation density
\( q \quad \) electronic charge
\( Q_G \quad \) heat generation rate per unit volume
\( Q_L \quad \) heat sink rate per unit volume
\( r \quad \) radius, or radial distance from a defined structure origin
\( R \quad \) resistance
\( Ra \quad \) average roughness
\( R^2 \quad \) least squares regression correlation coefficient
\( R_G \quad \) gas constant
\( RH \quad \) relative humidity
\( sd \quad \) standard deviation
\( S \quad \) reaction probability
\( S' \quad \) approximation to the true reaction probability based on fitting to experimental data
\( S_{XY} \quad \) etch selectivity of material X over material Y
\( t \quad \) thickness
\( T \quad \) temperature
\( T_{\text{member}} \quad \) geometric coefficient defining the contribution of a member of a multimorph beam to the spring constant of the beam
\( T \quad \) matrix of geometric coefficients relating spring constants and Young’s modulus
\( u \quad \) undercut
\( U \quad \) process uniformity, or range normalized to the average process output
\( v \quad \) velocity
\( V \quad \) voltage
\( w \quad \) width
\( W \quad \) microlading impulse response
\( x \quad \) coordinate direction, displacement in the \( x \)-direction, or a fractional quantity
Symbols and Abbreviations

$y$ coordinate direction, displacement in the $y$-direction, or a fractional quantity
$y_{sa}$ self-assembly displacement of a released beam
$y_{th}$ thermally induced displacement of a released beam
$z$ coordinate direction, or displacement in the $z$-direction
$z_{sa}$ vertical self-assembly displacement of a released beam
$z_{th}$ vertical thermally induced displacement of a released beam

<table>
<thead>
<tr>
<th>Abbrev.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-D</td>
<td>1 dimensional</td>
</tr>
<tr>
<td>2-D</td>
<td>2 dimensional, can refer to translational or rotational degrees of freedom</td>
</tr>
<tr>
<td>3-D</td>
<td>3 dimensional, can refer to translational or rotational degrees of freedom</td>
</tr>
<tr>
<td>AA</td>
<td>Active Area, the doped region of a CMOS design where there is no field oxide</td>
</tr>
<tr>
<td>AR</td>
<td>Aspect Ratio (i.e. depth:width, or length:width, depending on context)</td>
</tr>
<tr>
<td>ARDE</td>
<td>Aspect Ratio Dependent Etching</td>
</tr>
<tr>
<td>ARDEM</td>
<td>Aspect Ratio Dependent Etch Modulation (or Modulated, depending on context)</td>
</tr>
<tr>
<td>ARDP</td>
<td>Aspect Ratio Dependent Passivation</td>
</tr>
<tr>
<td>ASE</td>
<td>Advanced Silicon Etch</td>
</tr>
<tr>
<td>BC$_i$</td>
<td>Boundary Condition of the $i^{th}$ kind</td>
</tr>
<tr>
<td>BHF</td>
<td>Buffered HydroFluoric acid</td>
</tr>
<tr>
<td>BOX</td>
<td>Buried OXide layer of an SOI wafer</td>
</tr>
<tr>
<td>CD</td>
<td>Critical Dimension</td>
</tr>
<tr>
<td>CMOS</td>
<td>Complementary Metal-Oxide-Semiconductor</td>
</tr>
<tr>
<td>CTE</td>
<td>Coefficient of Thermal Expansion</td>
</tr>
<tr>
<td>DIP</td>
<td>Dual In-line Package</td>
</tr>
<tr>
<td>DOF</td>
<td>Degrees Of Freedom</td>
</tr>
<tr>
<td>DRIE</td>
<td>Deep Reactive Ion Etch</td>
</tr>
<tr>
<td>DSP</td>
<td>Double-Sided Polished</td>
</tr>
<tr>
<td>DUT</td>
<td>Device Under Test</td>
</tr>
<tr>
<td>DWL</td>
<td>Direct Write Lithography</td>
</tr>
<tr>
<td>EM</td>
<td>ElectroMagnetic</td>
</tr>
<tr>
<td>ES</td>
<td>ElectroStatic</td>
</tr>
<tr>
<td>ET</td>
<td>ElectroThermal</td>
</tr>
</tbody>
</table>
Symbols and Abbreviations

FFT  Fast Fourier Transform
FIB  Focussed Ion Beam
FLIR Forward Looking InfraRed, refers to a company and an IR detection method
FSD  Full Scale Deflection
GDP  Gas Distribution Plate
ICP  Inductively Coupled Plasma
ILD  InterLayer Dielectric
IR   InfraRed
JAZZ process JAZZ Semiconductor’s 0.35 µm SiGe BiCMOS process
jz60_index a specific JAZZ process run ex. jz60_024 is the 24th JAZZ process run
LSR  Least Squares Regression
m#  the metal layer in the structure, # = 1, 2, 3, or 4
m#(# -1)-ILD interlayer dielectric between metal layer # and metal layer (# -1)
m1a  beam on active area with top layer metal 1
m1f  beam on field oxide with top layer metal 1
m4321pf beam on field oxide with metal 4 top layer and metal 3, metal 2, metal 1 and poly internal layers
MEMS MicroElectroMechanical Systems
PI   Principal Investigator
poly any form of polySilicon - doped, undoped, silicided, unsilicided etc.
QIR  Quantum Infra-Red, typically in context of QIR microscope
ROI  Region Of Interest
RTD  Resistance Temperature Detector
SEM Scanning Electron Microscope
SOI  Silicon On Insulator
STS  Surface Technology Systems
SUT  Structure Under Test
“Believe nothing ... unless it accords with your own reason and your own common sense.”

- Siddhartha Gautama

Implicit in the Buddha’s admonition is the necessity to hone one’s intellect, expand one’s knowledge, deepen one’s insight, eliminate one’s ignorance and move beyond one’s existing preconceptions. Experience is the best means for cultivating the requisite state of mind in which this counsel leads to valid judgment. So, throughout this dissertation, a premium is placed on theory and analysis backed up by experimental data.

The exacting nature of MEMS provides a rigorous test of the correspondence between conception and reality and is one of its most alluring aspects. A device must be well-conceived, meticulously designed, deliberately fabricated and insightfully tested, or, by its failure, bring into stark relief the opportunity for deeper learning and the potential for further improvement. And so it must be done: education must be wielded, pen put to paper, fingers to keyboards, wafers to equipment, die to packages and probes to pads to gain the experience that bestows valid judgment.

1.1 Micromirror Applications

Optical MEMS comprise lenses, gratings, single mirrors and mirror arrays. The work described here focuses on micromirror arrays actuated electrothermally. To introduce the topic, these devices are placed in the context of their position in the application space.
With the exception of lenses, optical MEMS components make use of their reflective effect on light. The reflective components were first investigated in the late 1960’s and 1970’s as arrays for use in displays [1][2] and as spatial light modulators (SLMs) [3] with the goal of using SLMs as the enabling component in coherent optical computing [4]. In these early devices, the reflective elements were deformed by electrostatic force. By the late 1970’s, Si was demonstrated as a suitable material for fabrication of optical MEMS [5] and the first rigid mirror with flexible springs was reported [6], thus opening the way for the on-chip integration of reflective elements and electronics [7] that ultimately led to the extremely successful Digital Light Processing (DLP) chip from Texas Instruments [8].

SLMs are high density arrayed devices (characterized by fill factor $FF = \frac{\text{reflective area}}{\text{pitch}^2}$) either in a row-column matrix of mirrors with small full scale deflection (FSD < 10°) [8] or as a linear array of reflective elements forming a deformable grating that requires rastering in the image plane [9]. In each case, the array element dimensions are on the order of the wavelength of the incident light and the speed of operation must be a minimum of video rate (i.e. 30 Hz) for square arrays, or, for linear arrays, a factor of the orthogonal array dimension higher in speed to account for rastering. The main application area for SLMs is in projection display technologies, like TI’s DLP, which are being scaled into personal space [10] and extended to autostereoscopic displays [11]; however, SLM-type devices are also used for adaptive optics and scanning. In adaptive optics, known aberrations in electromagnetic wavefront are compensated by small variations in phase difference between different elements in the SLM [12] or, conversely, regular wavefronts are shaped to suit a particular function [13]. In SLM scanners [14], the SLM acts as a phased array or makes use of higher diffraction orders to achieve fast, small angle deflections (~3°). A SLM projection technology currently generating a lot of commercial interest is maskless lithography [15], where costly reticles are replaced by SLMs that hold the lithographic pattern. Not only are expensive reticles eliminated by maskless lithography but the manufacturing time lost in retooling expensive lithography equipment with new reticles is recovered to production.
At the other end of the optical MEMS application space are scanning applications such as biomedical imaging [16][17] and laser beam deflection [18]. The optically active component in these scanning applications is typically a rigid mirror with dimensions on the order of the width of the incident light beam (~ mm). SLM-type scanners are not typically suitable for these applications because of their relatively small scan angles. The goal in single element devices is to have large deflection angles (>10°) and large mirrors (~mm). These characteristics provide large scanned areas for a single device position and low signal loss. Single mirror display systems have also been demonstrated [19] and are now entering the market [20].

Between the mm-scale single mirror scanners and the µm-scale mirrors arrayed in SLMs are optical networking applications, such as optical cross-connects (OCX) and wavelength-division multiplexers (WDM) [21]. Devices in this space are arrayed reflectors that require large scan angles to enable large channel counts but smaller mirrors (~100 µm) are acceptable because the free-space distance travelled by beams between reflective elements is typically at mm-scale [22].

A rich application space for single and arrayed micromirrors is illuminated in this sub-section and illustrates the opportunities available for a scalable device topology with the performance to span the space. This dissertation covers the development of a fabrication technology to realize high fill-factor mirror arrays starting at pitches of 1 mm with large deflection angles that can meet the needs of scanning applications and goes on to explore the scaling of the fabrication technology to meet the needs of optical network applications and ultimately SLMs. In the following sub-sections of this chapter the various actuation methods and fabrication concepts available to meet these goals are introduced.

1.2 Micromirror Actuation

The literature on micromirrors contains a diverse set of actuation methods such as electrostatic [23][21][15][24][25][13][14], electromagnetic [26][27][28][19], electrothermal [29][17][30][31][16],
electrowetting [32][33], pneumatic [34] and piezoelectric [18][35][36][37][38]. Each actuation method has its advantages and disadvantages and is strongly coupled to the fabrication method in which the actuator is formed. This sub-section briefly introduces electrothermal actuation for micromirrors and compares and contrasts it with other actuation methods.

Electrothermal actuation applies the bending moment induced by the mismatched thermal expansion of the different materials in a composite beam [39]. It was introduced to the MEMS community as an actuation concept in the late 1980’s [40]. Since that time, electrothermally actuated micromirrors have become the device topology of choice for large angle scanning applications in which speed is not a critical parameter. For example, Wu [29] recently demonstrated an electrothermal, double-sided SOI mirror with a 360° optical scan range for endoscopic imaging applications, thus ending the race to the greatest scan range for a micromirror device, but it can only operate at 60 Hz. The preeminence of electrothermal actuators in this domain is owed to the simplicity of their mechanism (mismatched thermal expansion), their ease of integration in a given fabrication technology (only two mechanical layers of differing thermal coefficient of expansion (CTE) and a release layer are needed) and their freedom from the constraints of a counter electrode (only a single electrically resistive layer is needed for heating). These factors, in contrast, limit the implementation of electrostatic, electromagnetic, piezoelectric, pneumatic and electrowetting actuated devices for large scan range applications.

Electrothermal devices are the benchmark in low voltage operation, whereby, with suitably chosen electrical resistances, FSDs are achieved with $\leq 10$ V compared to electrostatic devices that typically require far in excess of this (ex. 40 - 70 V) to achieve smaller ($\leq 10^\circ$) FSDs [23][21]. Electrostatic actuation is at a disadvantage in operating voltage and scan range because of the counter electrode, which requires the electrode separation, and hence the scan range, to decrease in order to reduce the operating voltage. Some researchers have overcome the scan range limitation imposed by electrode separation through the use of vertical combdrives [23], but the problem of high voltage operation is typically exacerbated by this approach.
Traditionally, where electrothermal devices falter in comparison to mirrors with other actuation methods is in their low $FF$, which made arraying them an impractical proposition, their high power consumption, due to a relatively inefficient and inherently irreversible transduction method, and their speed, which is limited by the need for the thermal energy to dissipate to the surroundings through paths of varying thermal conductance in order for the device to return to rest.

Electrothermal actuators and the reflective surfaces they service are laid out in the same plane typically [17][16][31][30], such that the actuator dimension, the key feature for increasing scan range, detracts from the reflective area [17]. This issue has been overcome ingeniously by several electrostatic designs to the effect that $FF = 95\%$ is routinely achieved through the fabrication of actuator electrodes under the reflective surface [21].

Electrothermal devices depend on the dissipation of electrical energy through Joule heating in resistive layers at any actuation angle except rest, so there is a power penalty for holding a position that is not paid by electrostatic and piezoelectric devices, which dissipate power only during the times that they are charging and discharging. In this respect, when power consumption is a critical performance parameter and voltage and scan range constraints are loose, electrothermal actuation cannot compete with electrostatic actuation. To reduce power consumption, greater thermal isolation is needed, however the consequent reduction in thermal dissipation negatively impacts the speed of the device. This power-speed trade-off must be finely balanced and the final application of the device must be known to make appropriate decisions.

The challenge for electrothermal micromirrors is clear: maintain large scan angles and low actuation voltage levels while achieving $FF$, power consumption and speeds that approach electrostatic micromirror performance. The performance benchmarks electrothermally actuated micromirrors must match are shown in Table 1.1 through a performance comparison with devices from the literature in which other actuation methods are applied. This dissertation discusses how these benchmarks can be
achieved for electrothermally actuated micromirrors and explores how their performance scales to SLM dimensions.

**TABLE 1.1 Performance comparison of mirrors using exemplary cases of various actuation types**

<table>
<thead>
<tr>
<th>Researcher / PI</th>
<th>Actuation Method</th>
<th>Mirror Size (µm)</th>
<th>Scan Range (degrees)</th>
<th>Fill Factor (%)</th>
<th>Voltage for FSD (V)</th>
<th>Speed (Hz)</th>
<th>Power (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tsai / Wu [21]</td>
<td>electrostatic</td>
<td>100 x 100</td>
<td>8.8</td>
<td>96</td>
<td>90</td>
<td>13900</td>
<td>NR</td>
</tr>
<tr>
<td>Wu / Xie [29]</td>
<td>electrothermal</td>
<td>800 x 800</td>
<td>110</td>
<td>16</td>
<td>12</td>
<td>60</td>
<td>~800</td>
</tr>
<tr>
<td>Yalcinkaya / Straube [19]</td>
<td>electromagnetic</td>
<td>1500 x 1500</td>
<td>33</td>
<td>20</td>
<td>NR</td>
<td>2000</td>
<td>NR</td>
</tr>
<tr>
<td>Kang / Kim [32]</td>
<td>electrowetting</td>
<td>10000 x 10000</td>
<td>8</td>
<td>85</td>
<td>105</td>
<td>15</td>
<td>NR</td>
</tr>
<tr>
<td>Werber / Zappe [34]</td>
<td>pneumatic</td>
<td>1000 x 1500</td>
<td>10</td>
<td>17</td>
<td>30</td>
<td>&lt;1</td>
<td>1000</td>
</tr>
<tr>
<td>Tani / Toshiyoshi [37]</td>
<td>piezoelectric</td>
<td>1000 x 2000</td>
<td>17</td>
<td>13</td>
<td>20</td>
<td>1500</td>
<td>NR</td>
</tr>
</tbody>
</table>

*NR = Not Reported

**1.3 Micromirror Fabrication Technologies**

A MEMS mirror actuation method and the fabrication technology used to form the actuator are strongly coupled. Electrostatic devices that employ parallel plate electrode topologies require at least two conductive layers separated vertically by an insulating layer and a release layer [21]. Electrothermal devices require only two materials of differing CTE, provided one is resistive, and a release layer [40]. Electrowetting or pneumatic devices require the placement of mirrors on liquid drops [33] and the formation of reflective surfaces on hermetically sealed cavities [34], respectively. Electromagnetic devices often require assembly of the mirror device with a permanent magnet or a solenoid to produce an external magnetic field [28][19]. Piezoelectric devices [37][38] present challenges in the integration of reflective and piezoelectric materials with structural materials such as Si or polymers. In each case, the integration of electronics with the actuator and the structure being actuated is desirable because it reduces system complexity and size, improves speed and eliminates losses that can occur.
between chips. However, if the actuator fabrication technology is not compatible with the drive and sense circuitry they must be fabricated on a separate chip.

Fabrication methods such as CMOS-MEMS [17][31][41], CMOS compatible custom MEMS processes [8] and hybrids of custom post-CMOS processing and CMOS-MEMS [42] allow single chip solutions. In CMOS-MEMS and its variants, the interconnect layers, interlayer dielectric (ILD), and sometimes the Si substrate, play functional roles in the final MEMS devices. In products like the TI DLP [8][7], custom release materials and metallization are added in the backend of the CMOS process to produce large-scale integrated MEMS and electronic devices. An example of a hybrid device is the transfer bonding of MUMPS mirrors to CMOS chips that contribute the control circuitry to the system [42]. Following transfer bonding, the mirrors are released in a CMOS-compatible process.

Vertical electrostatic combdrives and electrothermal actuators are readily formed in CMOS-MEMS and hybrid processes [43]. Multiple metal layers are available separated by high quality oxide and a polysilicon, or poly, layer is available for use as a resistive layer. For CMOS-MEMS mirror devices, the reflective surface is formed from one of the interconnect metal layers which requires that the actuator and the reflective surface be formed in the same plane [17]. This limits $FF$ to a maximum of ~60% which trades-off with mechanical robustness, i.e. if the mirror is large compared to the total device area, the suspension must be small and hence weak. Electrostatic devices with $FF > 90\%$ [21][8][42] achieve this level by placing the actuators under the reflective surface in a hidden-actuator topology, allowing the suspension stiffness to be maximized without adversely effecting reflective area.

A goal of the research described in this dissertation is to develop a CMOS-compatible fabrication technology that combines the benchmark scan range capability of electrothermally actuated devices with the $FF$ performance of hidden-actuator electrostatic mirrors.
1.4 Dissertation Outline

This dissertation covers the scope of the performance challenge for electrothermal micromirror arrays and details the design and fabrication of devices using a CMOS-MEMS foundry technology platform. Fabricated electrothermal micromirror arrays are characterized and compared to analytic models to assess how closely the challenges are met. To facilitate conciseness in this text the symbols and abbreviations used herein are defined in “Symbols and Abbreviations,” on page xv. The reader is referred to this list.

The contributions made by this work to the body of knowledge in the fields of MEMS fabrication and electrothermal actuator design are presented in this dissertation. The major contributions are:

1. A hybrid CMOS-MEMS fabrication technology that enables the independent optimization of CMOS electrothermal actuators and payloads fabricated in other material systems,

2. A 90% fill factor array of electrothermally actuated 1 mm square mirrors with a 90° mechanical scan range at voltages less than 5 V and power consumptions less than 50 mW,

3. Models of folded electrothermal bimorph and multimorph actuators with discrete and distributed heaters that are consistent with the behavior of characterized devices and test structures,

4. A DRIE etch rate model that incorporates spatial, pattern-based and aspect ratio dependent etch variation and is validated to within 10% against test structures of various shapes and scales,

5. A power balance model of suspended MEMS temperature during plasma release etch and its validation using test structure data collected with in situ infrared imaging.

In Chapter 2, the principles of operation and the design of electrothermally actuated, large angle mirrors are discussed. Analytical equations and finite element analyses are presented to describe the scaling behavior of these devices for power and scan range.
Chapter 3 provides detailed technical information about a hybrid CMOS-MEMS fabrication technology called Silicon-On-Insulator (SOI)-CMOS-MEMS used to achieve the performance benchmarks of high fill factor and high scan range. It covers the fabrication of the mirrors and the design and fabrication of a carrier chip needed to enable mirror FSD angles. CMOS processing is not discussed and it is assumed that a diced CMOS chip is the starting substrate.

The extensively used fabrication technique of Aspect Ratio Dependent Etch Modulation (ARDEM) is presented in Chapter 4. The theoretic foundation for this technique is established based on the literature and the plasma regime is determined to demonstrate the validity of the derived models of etch depth variation with feature size. The derived models are validated against experimental data collected from test structures and used to generate masks for use in SOI-CMOS-MEMS processing.

Chapter 5 discusses the issue of process driven selectivity and anisotropy loss that adversely impacts the electrical performance of large area released structures. The problem is shown to have its root in the increased temperatures that arise on the suspended structures during release etch due to their evolving thermal isolation. The temperatures of disc test structures during the release etch process are presented and used to fit a power balance model comprising power input from ion bombardment and reaction heat and power loss from suspension thermal conduction and radiation.

Chapter 6 presents experimental data showing the performance of the fabricated micromirrors and actuators along with key test structures for thermal sensitivity, Young’s modulus and thermal coefficient of expansion. Micromirror performance data for 1 mm x 1 mm mirrors is given. Due to fabrication scaling issues micromirrors at smaller scales were not available for testing; however, actuators for 3-D mirrors on a 500 mm pitch and 1-D mirrors on 100 mm and 50 mm pitches are presented.

Chapter 7 discusses the impact of this work and the directions that can be followed to explore the design and fabrication space for arrays of electrothermally actuated mirrors.
“If I had eight hours to chop down a tree, I’d spend six hours sharpening my ax.”

- Abraham Lincoln

The design of MEMS requires a mind open to the exploration of many scientific disciplines, appreciative of the role of beauty and symmetry and cognizant of the needs of society. The process of conceiving a device, analyzing it, predicting its performance, making it, testing its performance and feeding the acquired insight back into the beginning of the process also yields its own rewards. Each step requires design, informs design and drives design, while the results of testing provide the hard shot of reality that turns the wheel of design through yet another cycle.

The design options available for micromirrors are strongly coupled to the fabrication technology in which they are made. This is unavoidable. It has been the case that the reflective surface of electrothermally actuated micromirrors were formed in the same plane as the actuator [17] - [30], producing a trade-off between optical scan range $\theta_m$ and fill factor $FF$. The SOI-CMOS-MEMS fabrication technology described in Chapter 3 decouples $\theta_m$ and $FF$, enabling the optimization of both within the constraints of the mirror pitch $\Omega_m$.

In this chapter, the relationship between geometric parameters and operational parameters are developed for 1-D and 3-D micromirrors that use folded electrothermal (FET) actuators. The objective is to clarify the interplay between the physical principles of operation, the fabrication technology and the design options. The issues of thermal isolation and speed and power scaling are discussed. The lim-
itations on device performance arising from the CMOS foundry technology are explained with reference to the physics describing the electrothermal actuation method. Following some preliminary definitions and statements of conventions, the principles of electrothermal actuation are explained and the practical issues of implementing an electrothermal actuator are presented. Electrothermally actuated micromirror topologies are listed and the design and geometric implications of each topology are discussed in.

2.1 SOI-CMOS-MEMS Mirror Design Parameters

The design of a device is defined through the parts and materials it is made of, the spatial and functional relationship between the parts and the geometric and material parameters of the parts. This section presents these for the micromirror devices analyzed in this chapter.

2.1.1 CMOS-MEMS Beam Types

The JAZZ 0.35 \( \mu \text{m} \) technology provides four metal interconnect layers and a conductive poly layer. A beam can be formed over active area, or “active” (i.e. gate oxide under poly) or on field oxide, or “field”. General CMOS-MEMS beam types are shown in Figure 2.1. CMOS-MEMS beams are typically analyzed for spring constant, effective mass and their contribution to the damping experienced by the device they are a part of. For the purpose of this dissertation, two broad classes of cross-sectional beam geometry are defined: 1. simple, as shown schematically in Figure 2.1 (a) and 2. complex, as shown schematically in Figure 2.1 (b) and Figure 2.1 (c). Mechanical behavior of a beam whose length \( l_b \) is much greater than its width \( w_b \) is largely independent of the beam type. The thermal behavior of a complex beam, on the other hand, can only be approximated by a simple beam in very restricted cases, so it is necessary to distinguish between the two types.

CMOS-MEMS beams with simple geometry consist of a fixed combination of metal layers in which all the metal layers have the same width equal to the beam width (i.e. \( w_{mx} = w_b \), where
x = 1, 2, 3, 4 and/or p) and the overall cross-section is approximately rectangular. An additional complication is that each metal layer is actually a sandwich of refractory metals and aluminum; the implications of this are explained in Chapter 5 and Chapter 6. Between the metal layers there is interlayer dielectric (ILD), which is typically a form of silicon oxide. However, if beams whose composition and dimensions vary along their length can be decomposed into sections of uniform width and composition they can be analyzed independently as beams of simple geometry using energy methods and Euler-Bernoulli beam theory with appropriate boundary conditions [44] or through nodal simulation [45].

Complex beams, in contrast, are comprised of metal layers of unequal width (i.e. \( w_{mx} \neq w_{my} \neq w_b \) where \( x,y = 1, 2, 3, 4 \text{ and/or } p \), but \( x \neq y \)) and may have non-rectangular cross-sections as shown schematically in Figure 2.1 (c). Complex beams are analyzed using composite beam theory [46] in which the location of a neutral bending axis is identified and the effective stiffness is calculated by summing the stiffness contribution of each homogeneous member with respect to the neutral axis [47]. The contribution of each member is dependent on its relative position in the beam. The resulting spring constant can be applied in a nodal simulation as though the beam had a simple geometry [48]. Composite beam theory, as applied to the thermomechanical behavior of complex CMOS-MEMS beams, is treated in greater detail in Section 2.2. The bending moments generated when the temperature is changed are a function of the members’ geometry, their positions and their material properties. In this work, beams of both simple and complex geometry are considered.
2.1.2 CMOS-MEMS Beam Reference Directions

The equations reported in this chapter are given with respect to a reference direction shown in Figure 2.2. The mathematical expressions given in this chapter are derived with respect to this beam orientation. The convention is that the origin of the reference frame is at the anchor of the beam in the bottom right corner. The coordinates \((x_b, y_b, z_b)\) are with respect to the beam origin.

![Coordinate reference directions for MEMS beams and the mathematical expressions describing their behavior under electrothermal actuation. Directions exhibited using a m4321a beam. The beam origin is defined at the anchor, at the bottom right corner of the beam.](image)

2.1.3 CMOS-MEMS Beam Descriptor

To describe the beams concisely a coded notation is adopted. A beam is referred to by the conductive layers it is comprised of and whether it is on active or field. For example, in Figure 2.1 (a) only the four metal layers are present and the beam is over active; this is a m4321a beam. This is subtly different, but equivalent to the binary code applied by Jing [45] and does not require the user to remember layer positions in the code or layer order. The beam in Figure 2.1 (b) has the same composition except that it includes poly; it is a m4321pa beam. Finally, the beam in Figure 2.1 (c) contains all conductive layers and it is formed on field; it is an m4321pf beam. The reader should note that the amount of oxide between the poly layer and the Si is less in a beam on active than it is in a beam on field and is also true for the amount of oxide between m1 and Si.
Information about whether the beam has a simple geometry or a complex geometry requires additional information about the widths of each of the metal layers and their offsets from a reference edge of the beam. This is explained further when composite beam theory is treated in detail in Section 2.2.2. While it is uncommon to use complex, non-rectangular beams in CMOS-MEMS structures there are some notable examples [49][50] that highlight the need for a more rigorous definition and treatment of beam configuration.

2.1.4 SOI-CMOS-MEMS Micromirror Topologies

SOI-CMOS-MEMS allows the realization of the device structures shown in Figure 2.3 for 1-D and 3-D micromirrors, respectively. 1-D mirrors rotate about a single axis, while 3-D rotate about two orthogonal axes and translate in the z-direction. The common features of the designs are a CMOS-MEMS folded electrothermal (FET) actuator and an SOI mirror bonded together through an SOI post and a CMOS-MEMS pedestal [51], a thermal ground and mechanical anchor and the struts that connect the elements together. The electrothermal actuator is comprised of a number of m1a or m1f beams and a discrete high resistance poly resistor as a heater, or m1pf beams in which a low resistance poly film embedded along the length of the beams serves as a distributed heater. In the case of m1pf actuator beams, a subset of the beams in the actuator are m1f beams reserved as electrical feedthroughs. In Figure 2.3, discrete resistors are shown in the actuators.

The 1-D and 3-D topologies differ only in the number, organization and placement of the design elements. The 1-D FET actuators come in several topological varieties that are explored in Section 2.5. The structural design parameters are listed with their definitions in Table 2.1. Figure 2.4 illustrates the relevant dimensions of the SOI and CMOS-MEMS elements of the micromirror. The fixed parameters, i.e. those that are defined by the foundry process or the post-CMOS process are given in Table 2.2.
TABLE 2.1 SOI-CMOS-MEMS micromirror structural design parameters. A device critical subset identified by * is shown in Figure 2.4.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>array pitch*</td>
<td>$\Omega$</td>
</tr>
<tr>
<td>mirror length*</td>
<td>$l_m$</td>
</tr>
<tr>
<td>mirror Si thickness</td>
<td>$t_{m,\text{Si}}$</td>
</tr>
<tr>
<td>mirror Al thickness</td>
<td>$t_{m,\text{Al}}$</td>
</tr>
<tr>
<td>SOI buried oxide (BOX) thickness</td>
<td>$t_{\text{BOX}}$</td>
</tr>
<tr>
<td>post width*</td>
<td>$w_p$</td>
</tr>
<tr>
<td>post thickness*</td>
<td>$t_p$</td>
</tr>
<tr>
<td>pedestal width*</td>
<td>$w_{\text{ped}}$</td>
</tr>
<tr>
<td>pedestal length</td>
<td>$l_{\text{ped}}$</td>
</tr>
<tr>
<td>gap between pedestal and anchor*</td>
<td>$g_{\text{ped}}$</td>
</tr>
<tr>
<td>Si thickness under pedestal*</td>
<td>$t_{\text{ped,Si}}$</td>
</tr>
<tr>
<td>anchor width*</td>
<td>$w_{\text{anc}}$</td>
</tr>
<tr>
<td>width of thermal isolation unit</td>
<td>$w_{\text{iso}}$</td>
</tr>
<tr>
<td>length of thermal isolation unit</td>
<td>$l_{\text{iso}}$</td>
</tr>
<tr>
<td>number of thermal isolation units in parallel</td>
<td>$N_{p,v}$</td>
</tr>
<tr>
<td>number of thermal isolation units in series</td>
<td>$N_{s,v}$</td>
</tr>
<tr>
<td>strut width*</td>
<td>$w_s$</td>
</tr>
<tr>
<td>strut length</td>
<td>$l_s$</td>
</tr>
<tr>
<td>gap between strut and anchor*</td>
<td>$g_s$</td>
</tr>
<tr>
<td>strut extender length</td>
<td>$l_e$</td>
</tr>
<tr>
<td>actuator beam width*</td>
<td>$w_b$</td>
</tr>
<tr>
<td>actuator beam length*</td>
<td>$l_b$</td>
</tr>
<tr>
<td>number of actuator beams in parallel*</td>
<td>$N_{p,b}$</td>
</tr>
<tr>
<td>gap between adjacent actuator beams*</td>
<td>$g_b$</td>
</tr>
<tr>
<td>actuator length</td>
<td>$l_a$</td>
</tr>
<tr>
<td>heater width*</td>
<td>$w_h$</td>
</tr>
<tr>
<td>heater length</td>
<td>$l_h$</td>
</tr>
<tr>
<td>heater poly width*</td>
<td>$w_p$</td>
</tr>
<tr>
<td>heater poly enclosure</td>
<td>$e_p$</td>
</tr>
<tr>
<td>fractional heater position</td>
<td>$\lambda$</td>
</tr>
</tbody>
</table>
### Chapter 2  Electrothermally Actuated Mirror Design and Operation

**TABLE 2.2** SOI-CMOS-MEMS fixed micromirror structural design parameters. Beam thicknesses are constrained by the thicknesses of the layers from which they are made.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Si undercut of CMOS-MEMS structure*</td>
<td>$u$</td>
</tr>
<tr>
<td>via enclosure</td>
<td>$e_v$</td>
</tr>
<tr>
<td>metal overlap by upper metal (x,y = 1, 2, 3)</td>
<td>$o_{mx}$</td>
</tr>
<tr>
<td>metal x layer thickness</td>
<td>$t_{mx}$</td>
</tr>
<tr>
<td>oxide ILD thickness between metal y and metal x</td>
<td>$t_{oxmyx}$</td>
</tr>
<tr>
<td>minimum mirror gap</td>
<td>$g_{m,min}$</td>
</tr>
<tr>
<td>pedestal thickness</td>
<td>$t_{ped}$</td>
</tr>
<tr>
<td>minimum gap between pedestal and anchor</td>
<td>$g_{ped,min}$</td>
</tr>
<tr>
<td>minimum anchor width</td>
<td>$w_{anc,min}$</td>
</tr>
<tr>
<td>strut thickness</td>
<td>$t_s$</td>
</tr>
<tr>
<td>minimum gap between strut and anchor</td>
<td>$g_{s,min}$</td>
</tr>
<tr>
<td>minimum actuator beam thickness</td>
<td>$w_{b,min}$</td>
</tr>
<tr>
<td>actuator beam thickness</td>
<td>$t_b$</td>
</tr>
<tr>
<td>minimum gap between adjacent actuators</td>
<td>$g_{a,min}$</td>
</tr>
<tr>
<td>heater thickness</td>
<td>$t_h$</td>
</tr>
<tr>
<td>minimum poly enclosure by upper metal layers</td>
<td>$e_{p,min}$</td>
</tr>
<tr>
<td>minimum via enclosure by upper metal layers</td>
<td>$e_{v,min}$</td>
</tr>
<tr>
<td>minimum m1 width</td>
<td>$w_{m1,min}$</td>
</tr>
<tr>
<td>minimum m1 spacing</td>
<td>$g_{m1,min}$</td>
</tr>
<tr>
<td>minimum poly width</td>
<td>$w_{p,min}$</td>
</tr>
</tbody>
</table>
FIGURE 2.3 Conceptual plan-view and cross-sectional schematics of SOI-CMOS-MEMS electrothermally actuated (a) 1-D and (b) 3-D micromirrors for arrayed devices. Images not to scale.
2.1.5 Actuator and Heater Types

Joule heating in discrete poly resistors or in low-resistance poly films embedded along the length of the beams in an actuator provides the electrical energy dissipation into the thermal domain that increases the beam temperature. In Figure 2.5, the two heater types are shown in plan view and cross-sectional schematic. The interconnect configuration for external connectivity is not shown.

For mirrors with large $\Omega$ that use discrete resistor heating, the values of parameters such as the heater width, $w_h$, poly enclosure, $e_p$, and via enclosure, $e_v$, do not significantly impact the design. However, it is shown in Section 2.4.3 that a trade-off occurs in actuator angular thermal sensitivity (i.e. the angular displacement per degree change in temperature [30]) as $\Omega_m$ decreases and the proportion
of the beam length taken up by the heater width increases. A point is reached when the intrinsically higher sensitivity of the m1a and m1f beams is outweighed by the less sensitive m1pf beam which does not give up valuable length to the essential m2 cover of the poly resistor. Furthermore, the heater type constrains the strut width $w_s$ as $\Omega$ decreases because it must accommodate contacts and vias that have a minimum enclosure requirement for reasons that are explained in Chapter 5.

FIGURE 2.5 Electrothermal actuator plan-view and cross-sectional schematics for (a) discrete poly-Si resistors and (b) poly-Si film embedded along the length of the beam.

horizontal dimensions not to scale relative dimensions for indication only

vertical dimensions to scale

CMOS interconnect poly via oxide contact
2.1.6 Thermal Isolation Design

The final component of the design is the thermal isolation. It is shown in Section 2.3 that the thermal isolation design is critical to the performance of the devices because the mirror scan angle in each direction depends on the difference in the average temperature of the actuators. When one actuator is heated by either a discrete resistor, or embedded poly film, a temperature field is developed. The actuator should be designed such that the maximum temperature in the field occurs somewhere in the powered actuator. The thermal isolation serves to create large temperature gradients between the powered and unpowered actuators, the pedestal and the anchor. The larger the gradients between the heated actuator and the elements it is connected to, the more efficient the device. However, the trade-off is that more thermal isolation, characterized by a lumped thermal resistance $R_{th,iso} = \frac{l_{iso}\kappa_{eff,iso}w_{iso}t_{iso}}{w_{iso}}$, increases the thermal time constant and reduces the speed of the device.

FIGURE 2.6 Plan-view and cross-sectional schematics for (a) via thermal isolation unit for low electrical resistance but "high" thermal resistance and (b) strut thermal isolation for high mechanical stiffness and high thermal resistance.

To achieve high thermal isolation the length of the isolation $l_{iso}$ can be increased, the width $w_{iso}$ and thickness $t_{iso}$ can be decreased and/or materials can be chosen with lower thermal conductance $\kappa$. The downside to the geometric approach to improving thermal isolation is that the mechanical strength...
Chapter 2  Electrothermally Actuated Mirror Design and Operation

decreases and the device becomes subject to breakage, or it can bend under the action of residual and thermal stresses, which introduces non-linearities [43]. The thermal isolation solutions used in this work are shown in Figure 2.6. They represent a compromise between thermal resistance and electrical resistance in the via thermal isolation case and thermal resistance and mechanical strength in the isolation strut case. The finite element analysis (FEA) of these structures is presented in Section 2.3.

2.2 Principles of Electrothermal Actuation

Beams made of materials with dissimilar coefficients of thermal expansion (CTE) bend when they are heated due to the thermally generated moments arising from stresses whose lines of action are a finite distance from the neutral bending axis of the beam. The bending leads to changes in the angle and displacement of the free end of the beam as shown in Figure 2.7. This is the fundamental principle of electrothermal actuation. The magnitude of the bending and the temperature changes that cause it are examined in this section.

**FIGURE 2.7** Longitudinal beam cross-sections showing the principle of electrothermal actuation. A beam of two, or more materials of dissimilar coefficients of thermal expansion $\alpha$ bends when heated and the tip moves through a distance $z_{\text{tip}}$ and an angle $\theta_{\text{tip}}$.  

The actuator beam is broken into discrete elements of rectangular cross-section that are henceforth called beam "members". For the purpose of analysis and simulation, beam members are assumed to be linearly elastic, homogeneous and to have isotropic properties. The thermal sensitivity of the actuators is described using Euler-Bernoulli beam theory, subject to the principle of superposition and the assumption of temperature uniformity across the width and thickness of the beam. For the first part of
the analysis, the beam temperature change $\Delta T_a$ is assumed constant, but this is relaxed in Section 2.2.3 to analyze the displacement behavior for expected temperature distributions. Although, for micromirror applications, rotational displacement and not translational displacement, is of primary concern, translation of the mirror has implications for optical signal processing due to its impact on phase, and so, translational displacement is also covered.

### 2.2.1 Bimorph Thermomechanical Response

Timoshenko’s theory of the bimetal thermostat [39] is used extensively to describe the thermomechanical behavior of composite MEMS beams made of two materials [30][40] like those of the cross-section in Figure 2.5 (a), but has also been applied in the analysis of beams made with three materials [53] like those of the cross-section in Figure 2.5 (b). Timoshenko showed that the radius of curvature $\rho_{c,th}$ of a bimorph subject to a thermally induced stress difference between the two materials is

$$\frac{1}{\rho_{c,th}} = \frac{M_{y,th}}{(EI)_{eff,y}} = \frac{6t_b(\alpha_{m1} - \alpha_{ox})\Delta T_a}{4t_{m1}^2 + 4t_{oxm1Si}^2 + 6t_{m1}t_{oxm1Si} + \frac{3t_{m1}E_{m1}'}{t_{oxm1Si}E_{ox}'} + \frac{3t_{oxm1Si}E_{ox}'}{t_{m1}E_{m1}'}} = \gamma \Delta T_a, \quad (2.1)$$

where $M_{y,th}$ is the thermally generated internal moment about the $y$-axis, $(EI)_{eff,y}$ is the effective flexural rigidity for bending about the $y$-axis, $\alpha_{m1}$ and $\alpha_{ox}$ are the CTEs of the m1 layer and the oxide, respectively, and $E_{m1}'$ and $E_{ox}'$ are the biaxial moduli of the m1 layer and the oxide, respectively. The parameter $\gamma$ is the thermal sensitivity, or curvature per unit change in temperature, and is used to simplify (2.1) and provide the means by which the response of different types of beams can be compared. Positive values of $\gamma$ indicate the beam bends such that the center of curvature moves in the positive $z$-direction when heated, while negative values of $\gamma$ indicate the beam bends such that the center of curvature moves in the negative $z$-direction when heated. For graphical purposes, only the magnitude of $\gamma$ is plotted in the following graphs.
A comparison of $\gamma$ from theory and FEA for an actuator of fixed thickness $t_b$ and varying metal thickness $t_{m1}$ is shown in Figure 2.8. For a simple beam made of two homogeneous materials, like the actuators with discrete resistors of Figure 2.5 (a) (ex. a m1f beam), the theory provides excellent agreement to FEA. However, as the beam becomes complex, like the m1pf beam in Figure 2.5 (b), Figure 2.8 shows the predictive power of the bimetal theory diminishes (max. error of 26% over the range of metal thicknesses, which increases as $w_p$ increases relative to $w_b$). An analytic model is needed that can better approximate the behavior of complex multimorph structures.

The angle at a position $x$ along the length of a bimorph when it is uniformly heated through a temperature $\Delta T_a$ is

$$\theta(x) = \int \frac{M_{y,th}}{(EI)_{eff,y}} \, dx = \gamma x \Delta T_a + \theta_0,$$

where $\theta_0$ is the angle at the origin of the bimorph. With the small angle approximation that the incremental distance along the beam equals the incremental distance from the anchor, the $z$-displacement of the bimorph is

\[\text{Elastic Modulus} \begin{array}{ll}
\text{metal} & 108 \text{ GPa} \\
\text{oxide} & 84 \text{ GPa} \\
\text{poly} & 286 \text{ GPa}
\end{array} \begin{array}{ll}
\text{CTE} \\
\text{metal} & 23.1 \times 10^{-6} \text{ K}^{-1} \\
\text{oxide} & 0.5 \times 10^{-6} \text{ K}^{-1} \\
\text{poly} & 2.6 \times 10^{-6} \text{ K}^{-1}
\end{array}\]
where $z_0$ is the $z$-displacement at the origin of the bimorph. For the case of a cantilevered bimorph anchored at its origin, $\theta_0 = 0$ and $z_0 = 0$ and the angle and the $z$-displacement at the free end are

$$\theta_{\text{tip}} = \gamma l_b \Delta T_a,$$

and

$$z_{\text{tip}} = \gamma \frac{l_b^2}{2} \Delta T_a,$$  \hspace{1cm} (2.5)

respectively.

For beams longs enough to invalidate the small-angle approximation, the $z$-displacement of the beam at a distance $x$ from the anchor is the solution of

$$\frac{d^2 z}{dx^2} - \gamma \Delta T_a \left[ 1 + \left( \frac{dz}{dx} \right)^2 \right]^{1.5} = 0 \text{[57]},$$  \hspace{1cm} (2.6)

Equation (2.6) has no simple solution, but for beams with a constant radius of curvature $\rho_c$ the tip $z$-displacement is

$$z_{\text{tip}} = \rho_c \left( 1 - \cos \frac{l_b}{\rho_c} \right).$$  \hspace{1cm} (2.7)

Comparing $z_{\text{tip}}$ from (2.5) and (2.7) normalized to $\rho_c$ in Figure 2.9 demonstrates an error that exceeds 10% when $l_b > 1.1 \rho_c$, which corresponds to a tip angle $\theta_{\text{tip}} \sim 60^\circ$. The application of (2.3) results in an error that is reasonable given the benefit in analytic tractability it provides. In the following analyses, the error doesn’t effect the relative differences between m1a- and m1pf-based actuators, but should an exact value of $z_{\text{tip}}$ be needed, (2.6) can be solved numerically.
2.2.2 Multimorph Thermomechanical Response

The thermomechanical response of a multimorph depends on the thickness, width, position and material properties of each beam member. This makes the analytic formulation more involved, but a systematic approach makes it tractable for beams of many members. The theory is equivalent to Timoshenko’s for a bimorph but has a different flow of analysis. In contrast to Timoshenko’ bimorph theory, the multimorph theory [46][47] requires the determination of the position \((y_{na}, z_{na})\) of a neutral bending axis with respect to the beam origin \((y_b, z_b) = (0,0)\). Although other authors, such as Todd et al. [54] assumed that bimorph theory provides a sufficient approximation to the angular and tip displacements of multimorph beams, particularly metal-oxide beams with poly layers embedded in the beam, it is shown in this sub-section that the error due to this assumption can be significant. The extension of Timoshenko’s approach to trimorph beams, derived by Lammel et al [30], is an improvement, but their derivation is not easily extended to beams for which one member does not span the entire width of the beam and the error can be significant.

The neutral axis is the modulus weighted centroid of the beam. Its position is important to the behavior of the beam as it defines the position from which the beam's radius of curvature is taken and
it locates the longitudinal fiber for which the strain under bending is zero. The total strain in the heated
electrothermal actuator is the sum of the thermal strain, the strain due to bending and flexural rigidity,
and the axial deformation. When the moments due to these strains are calculated about the neutral axis,
there is no net contribution from the axial deformation, which simplifies the equation of moment equi-
librium. This is the point of departure from Timoshenko’s theory and must be noted because it leads to
a change in the familiar form of the expression for curvature, while retaining mathematical equiva-
lence. The different approach is taken to simplify the multimorph analytic expressions and to aid intu-
itive understanding of the optimization of the actuator.

The neutral axis is defined by the intersection of the neutral surfaces for bending about the \( y \) and \( z \)
axes. Its placement in \( z \), \( z_{na} \), is shown schematically for a m1pf beam in Figure 2.10 and is calculated
through the condition

\[
\int_{-y_{na}}^{y_{na}} \int_{-z_{na}}^{z_{na}} E^* z dy dz = 0 \tag{2.8}
\]

where \( y \) and \( z \) are coordinates with respect to the neutral axis and \( E^* \) is an elastic modulus whose exact
definition depends on the type of stress being considered. The assumption of homogeneity allows that
the elastic modulus be treated as constant within a member.

**FIGURE 2.10** Transverse beam cross-sections showing (a) the neutral axis location in a m1pf beam, (b) the
coordinate axis for moment and flexural rigidity calculations defined on the neutral axis and (c) the
decomposition of a m1pf beam into a set of members.

By performing a coordinate transformation, \( y = y_b - y_{na} \), the distance of the neutral axis from the
beam origin can be found in terms of the material properties and beam geometry using
where \((y_{b,i}, z_{b,i})\) are the coordinates of the \(i\)th member with respect to the beam origin, and \(\Delta y_{b,i}\) and \(\Delta z_{b,i}\) are the member width and thickness, respectively. Equation (2.9) evaluates to

\[
 z_{na} = \frac{\sum \int_{y_{b,i}}^{y_{b,i} + \Delta y_i} \int_{z_{b,i}}^{z_{b,i} + \Delta z_i} E_i^* z_b d z_b d y_b}{\sum \int_{y_{b,i}}^{y_{b,i} + \Delta y_i} \int_{z_{b,i}}^{z_{b,i} + \Delta z_i} E_i^* d z_b d y_b} \tag{2.9}
\]

where the various values of the elements of the summation for the decomposed m1pf beam in Figure 2.10 (b) are given in Table 2.3.

<table>
<thead>
<tr>
<th>Member #</th>
<th>(z_{b,i})</th>
<th>(\Delta z_i)</th>
<th>(\Delta y_i)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>(t_{\text{oxpSi}})</td>
<td>(w_b)</td>
</tr>
<tr>
<td>2</td>
<td>(t_{\text{oxpSi}})</td>
<td>(t_p)</td>
<td>(e_p)</td>
</tr>
<tr>
<td>3</td>
<td>(t_{\text{oxpSi}})</td>
<td>(t_p)</td>
<td>(w_b - 2e_p)</td>
</tr>
<tr>
<td>4</td>
<td>(t_{\text{oxpSi}})</td>
<td>(t_p)</td>
<td>(e_p)</td>
</tr>
<tr>
<td>5</td>
<td>(t_{\text{oxpSi}} + t_p)</td>
<td>(t_{\text{oxm1p}})</td>
<td>(w_b)</td>
</tr>
<tr>
<td>6</td>
<td>(t_b - t_{m1})</td>
<td>(t_{m1})</td>
<td>(w_b)</td>
</tr>
</tbody>
</table>

An analogous equation exists for the distance of the neutral axis from the beam origin in the \(y\)-direction but because of the beam symmetry about the \(z\)-axis, the neutral axis is located at \(w_b/2\). The deformation due to thermal expansion occurs in all directions and the actuator structure constrains this expansion in two dimensions, so the stress in each member is not uniaxial. To account for this, the biaxial modulus of the \(i\)th member, \(E_i' = E_i/(1 - \nu_i)\), is used in (2.9). However, the poly member is constrained in 3-D due to the surrounding material, so the triaxial modulus \(E_i'' = E_i/(1 - 2\nu_i)\) is
used, which is generalized for all such fully encapsulated members. For partially encapsulated members, the biaxial modulus is a practical compromise.

With the position of the neutral axis identified, the bending moment about the $y$-axis, $M_y$, due to an in-plane stress distribution $\sigma_i(z)$ in the $i^{th}$ member is determined using

$$M_y = \sum_{\text{members}} \int_{y_i}^{y_i + \Delta y_i} \int_{z_i}^{z_i + \Delta z_i} \sigma_i(z)z\,dz\,dy,$$  \hspace{1cm} (2.11)

which, if $\sigma_i(z)$ is constant throughout the member, evaluates to

$$M_y = \sum_{\text{members}} \sigma_i \Delta y_i \Delta z_i \left(z_{b,i} - z_{na} + \frac{\Delta z_i}{2}\right).$$  \hspace{1cm} (2.12)

The effective flexural rigidity about the $y$-axis is

$$(EI)_{\text{eff},y} = \sum_{\text{members}} \int_{y_i}^{y_i + \Delta y_i} \int_{z_i}^{z_i + \Delta z_i} E_i^* z^2\,dz\,dy$$  \hspace{1cm} (2.13)

which, if $E_i^*(z)$ is constant throughout the member, evaluates to

$$(EI)_{\text{eff},y} = \sum_{\text{members}} E_i^* \Delta y_i \Delta z_i \left[\Delta z_i \left(z_{b,i} - z_{na} + \frac{\Delta z_i}{3}\right) + \left(z_{b,i} - z_{na}\right)^2\right].$$  \hspace{1cm} (2.14)

The radius of curvature of the multimorph due to the in-plane stresses is

$$\frac{1}{\rho_c} = \frac{-M_y}{(EI)_{\text{eff},y}} = \frac{\sum_{\text{members}} \sigma_i \Delta y_i \Delta z_i \left(z_{b,i} - z_{na} + \frac{\Delta z_i}{2}\right)}{\sum_{\text{members}} E_i^* \Delta y_i \Delta z_i \left[\Delta z_i \left(z_{b,i} - z_{na} + \frac{\Delta z_i}{3}\right) + \left(z_{b,i} - z_{na}\right)^2\right]}.$$  \hspace{1cm} (2.15)

In the case of stresses due to thermal expansion
\[ \sigma_{th} = \alpha E^* \Delta T, \quad (2.16) \]

which, when substituted into (2.15), with the assumption of equal temperature change \( \Delta T_a \) for all members, gives

\[
\frac{1}{\rho_{c,th}} = \frac{M_{y,th}}{(EI)_{eff,y}} = -\sum_{\text{members}} \alpha_i E^*_i \Delta y_i \Delta z_i \left( \frac{z_{b,i} - z_{na} + \frac{\Delta z_i}{2}}{2} \right) \Delta T_a = \gamma \Delta T_a. \quad (2.17)
\]

Equation (2.17) allows \( \gamma \) to be calculated analytically for a CMOS-MEMS beam of any level of complexity and with \( \gamma \) in hand, (2.2) and (2.3) are used to calculate \( \theta_{tip} \) and \( z_{tip} \), respectively. As a comparison with the use of the bimorph theory to describe an actuator with an embedded poly layer (see Figure 2.8), the multimorph theory agrees with FEA to better than 4% across the range of metal thicknesses shown in Figure 2.11 (a). The variation in \( \gamma \) with \( t_{m1} \) for m1pf beams of varying width is presented in Figure 2.11 (b). While narrower beams have greater sensitivity, the difference is less than 4%. The multimorph theory has been shown to match experiment for beams more complex than m1pf [55] and can be used to design new actuator types like the one shown in Figure 2.12 in which the heater is a stiff, resistive metal such as nichrome. The theory also highlights the advantage of scaling down thickness as shown in Figure 2.13 to offset some of the negative scaling of \( \theta_{tip} \) with \( l_b \). The difference in thermal sensitivity between an m1f and an m1a beam is \( \sim 8\% \) as its magnitude increases from 19.5 m\(^{-1}\)K\(^{-1}\) to 21 m\(^{-1}\)K\(^{-1}\), respectively. Such a change is not possible for the m1pf beam as the thicker field oxide is needed to protect the poly from the etchant during release etch.

The final insight for actuator design provided by the multimorph theory is relevant for custom fabrication technologies for which the metal:oxide ratio can be defined by the user. In each of the graphs from Figure 2.8 to Figure 2.12, a maximum is observed in the magnitude of the sensitivity. This condition occurs when stiff, high CTE materials are confined to one side of the neutral axis and the rela-
tively pliable, low CTE materials are confined to the other side of the neutral axis. For a JAZZ m1f beam only an additional 2% sensitivity would be gained from optimizing layer thicknesses, but for an m1pf beam the gain would be 6%.

**FIGURE 2.11** (a) Comparison of the multimorph theory prediction of $\gamma$ for a m1pf beam and the value extracted from FEA over a range of $t_{m1}$ for a fixed $t_b$. The prediction using Timoshenko's bimorph theory is shown for contrast. The geometry and material parameters of the beam are the same as used for the graph in Figure 2.8. (b) Thermal sensitivity variation of a m1pf beam for a range of $w_b$ but fixed $e_p = 0.2 \, \mu m$.

**FIGURE 2.12** Comparison of m1pf beam sensitivity over a range of $t_{m1}$ with the sensitivity of electrothermal actuators of various thickness $t_b$ with a nichrome heater above the metal layer.
2.2.3 Impact of Temperature Distributions

One of the assumptions in deriving (2.2) and (2.3) is constant beam temperature along its length but this is not practically achievable in real devices. Xie et al. [53] showed that $\theta_{\text{tip}}$ is dependent on the average temperature change $\Delta T_a$. For single electrothermal actuators this is sufficient, however, for arrayed mirrors with folded actuators, the rotation angle and the translation of the mirror must be known to avoid collisions between adjacent array elements. Given a temperature change distribution $\Delta T_a(x)$ along the actuator length, the thermally generated moment about the $y$-axis is

$$M_{y,\theta}(x) = \sum_{\text{members}} \alpha_i E_i^* \Delta y_i \Delta z_i \left(z_{b,i} - z_{na} + \frac{\Delta z_i}{2}\right) \Delta T_a(x). \quad (2.18)$$

Equation (2.18) replaces the numerator in (2.17) to give

$$\frac{1}{\rho_c} = \frac{\sum_{\text{members}} \alpha_i E_i^* \Delta y_i \Delta z_i \left(z_{b,i} - z_{na} + \frac{\Delta z_i}{2}\right) \Delta T_a(x)}{\sum_{\text{members}} E_i^* \Delta y_i \Delta z_i \left[\Delta z_i \left(z_{b,i} - z_{na} + \frac{\Delta z_i}{3}\right) + (z_{b,i} - z_{na})^2\right]} = \gamma \Delta T_a(x), \quad (2.19)$$
which is integrated to obtain $\theta_{\text{tip}}$ and $z_{\text{tip}}$ for a given temperature distribution.

In the steady-state, neglecting convection into the surrounding air and conduction to the substrate, the heat equation is solved to give temperature change distributions for m1pf beams and m1f beams. The temperature change distribution in the m1f beam is

$$\Delta T_{a,m1f}(x) = C_{1,1,m1f}x^2 + C_{0,1,m1f} \text{ for } x \leq \lambda l_b,$$

$$\Delta T_{a,m1f}(x) = C_{1,1,m1f}\lambda l_b + C_{0,1,m1f} \text{ for } \lambda l_b < x \leq \lambda l_b + w_h,$$  \hspace{1cm} (2.20)

and

$$\Delta T_{a,m1f}(x) = C_{1,2,m1f}(x - w_h) + C_{0,2,m1f} \text{ for } x > \lambda l_b + w_h.$$  \hspace{1cm} (2.21)

The temperature distribution in the m1pf beam is

$$\Delta T_{a,m1pf}(x) = C_{2,m1pf}x^2 + C_{1,m1pf}x + C_{0,m1pf}.$$  \hspace{1cm} (2.22)

The coefficients $C_i$, derived in Section 2.3, depend on the power dissipated in the actuator, the geometry of the beam and the thermal isolation used to manage the thermal dissipation of the device.

For example, typical temperature distributions are shown in Figure 2.14 for a m1f beam with discrete resistors and a m1pf beam. The temperature distributions are generated with equivalent thermal isolation configurations, actuator geometry and power dissipations to provide a direct comparison of each beam type. For this comparison, convection and conduction to the substrate are equivalent for each beam type, so neglecting them for the sake of analytic simplicity does not affect the conclusions.
Chapter 2  Electrothermally Actuated Mirror Design and Operation

FIGURE 2.14  Typical temperature distributions for a m1f bimorph ($|\gamma| = 18.9 \text{ m}^{-1}\text{K}^{-1}$) with discrete resistors and a m1pf multimorph ($|\gamma| = 18.1 \text{ m}^{-1}\text{K}^{-1}$) with embedded poly film shown in plan view schematic. The dissipated power ($P_h = 0.5 \text{ mW}$) and beam geometry ($l_a = 100 \mu m$, $w_b = 2 \mu m$) are the same for each beam type and $\lambda = 0.5$ for the resistor in the m1f beam. The thermal isolation is shown as a black box because its detailed treatment is not covered until Section 2.3. The temperature is assumed constant within the heater.

For the m1f beam, the angle along the beam $\theta_a(x)$ is

$$\theta_{a,m1f,1}(x) = \int \gamma_{m1f} \Delta T_{a,m1f}(x) \, dx = \gamma_{m1f} \left( \frac{C_{1,1,m1f}^2}{2} x^2 + C_{0,1,m1f} x \right) \text{ for } x \leq \lambda l_b, \quad (2.24)$$

$$\theta_{a,m1f,2}(x) = \gamma_{m1f} \lambda l_b \left( \frac{C_{1,1,m1f}^2}{2} x l_b + C_{0,1,m1f} x \right) \text{ for } \lambda l_b < x \leq \lambda l_b + w_b, \quad (2.25)$$

and

$$\theta_{a,m1f,3}(x) = \gamma_{m1f} \left( \frac{C_{1,2,m1f}^2}{2} (x - w_h)^2 + C_{0,2,m1f} (x - w_h) \right) \text{ for } x > \lambda l_b + w_h, \quad (2.26)$$

assuming $\theta_{a,m1f,1}(0) = 0$ and a rigid heater and noting that $\theta_{a,m1f,1}(\lambda l_b) = \theta_{a,m1f,3}(\lambda l_b + w_h)$. Integrating $\theta_{a,m1f}(x)$ along the length of the beam yields the z-displacement

$$z_{a,m1f,1}(x) = \frac{\gamma_{m1f}}{2} \left( \frac{C_{1,1,m1f}}{3} x^3 + C_{0,1,m1f} x \right) \text{ for } x \leq \lambda l_b, \quad (2.27)$$
\[ z_{a,m1f,2}(x) = \frac{\gamma_{m1f}}{2} \left( \frac{C_{1,1,m1f}}{3} (\lambda l_b)^3 + C_{0,1,m1f} (\lambda l_b)^2 \right) + (x - \lambda l_b) \sin \theta_{a,m1f}(\lambda l_b) \]

for \( \lambda l_b < x \leq \lambda l_b + w_h \), \( (2.28) \)

and

\[ z_{a,m1f,3}(x) = \frac{\gamma_{m1f}}{2} \left( \frac{C_{1,2,m1f}}{6} (x - w_h)^3 + \frac{C_{0,2,m1f}}{2} (x - w_h)^2 \right) + \left( \frac{C_{1,1,m1f} - C_{1,2,m1f}}{2} \right) (\lambda l_b)^2 (x - w_h) + w_h \sin \theta_{a,m1f}(\lambda l_b) \]

assuming \( z_{a,m1f}(0) = 0 \) and noting that \( z_{a,m1f,3}(\lambda l_b + w_h) = z_{a,m1f,1}(\lambda l_b) + w_h \sin \theta_b(\lambda l_b) \) for a rigid heater.

For the m1pf beam, the angle

\[ \theta_{a,m1pf}(x) = \int \gamma_{m1pf} \Delta T_{a,m1pf}(x) \, dx = \gamma_{m1pf} \left( \frac{C_{2,1,m1pf}}{3} x^3 + \frac{C_{1,1,m1pf}}{2} x^2 + C_{0,1,m1pf} x \right), \]

\( (2.30) \)

assuming \( \theta_{a,m1pf}(0) = 0 \). Integrating \( \theta_{a,m1pf}(x) \) along the length of the beam yields the z-displacement

\[ z_{a,m1pf}(x) = \gamma_{m1pf} \left( \frac{C_{2,1,m1pf}}{12} x^4 + \frac{C_{1,1,m1pf}}{6} x^3 + \frac{C_{0,1,m1pf}}{2} x^2 \right), \]

\( (2.31) \)

assuming \( z_{a,m1pf}(0) = 0 \).

The angular and z-displacements for the beams and temperature distributions shown in Figure 2.14 are shown in Figure 2.15. Only 4% of the 16% difference in the angle at the free end of the beams, \( \theta_{tip} = \theta_a(l_b) \), is due to the difference in the thermal sensitivities of the two beam types because \( w_{mp} = 0.4 \mu m \) for \( w_b = 2 \mu m \). The remainder of the difference in \( \theta_{tip} \) for the two beams comes from the
difference in the temperature distribution in the beams. Similarly, 14% of the 18% difference in tip displacement, \( z_{\text{tip}} = z_a(l_a) \), is due to the difference in temperature distribution.

**FIGURE 2.15** Graphs of (a) angular displacement \( \theta_a(x) \) and (b) z-displacement \( z_a(x) \) for the beams and temperature distributions shown in Figure 2.14.

The shape functions of the beam for angular and z-displacement are necessary for an understanding of the behavior of the actuator, but it is the \( \theta_{\text{tip}} \) and \( z_{\text{tip}} \) of the free end of the beam that are ultimately the parameters of interest as they directly translate to the position of the mirror. The tip angle of the m1f beam with discrete heater resistors is

\[
\theta_{\text{tip,m1f}} = \gamma_{\text{m1f}}(l_a - w_h) \left( C_{1,2,\text{m1f}}^+ + (C_{1,1,\text{m1f}}^- - C_{1,2,\text{m1f}}^+) \lambda^2 \right) (l_a - w_h) + C_{0,2,\text{m1f}}^+ (C_{0,1,\text{m1f}}^- - C_{0,2,\text{m1f}}^+) \lambda \\
\]

and the tip displacement is

\[
z_{\text{tip,m1f}} = \frac{\gamma_{\text{m1f}}(l_a - w_h) ^2}{2} \left( C_{1,2,\text{m1f}}^+ + (C_{1,1,\text{m1f}}^- - C_{1,2,\text{m1f}}^+) \left( 3 - 2 \lambda \right) \lambda^2 \right) (l_a - w_h) + C_{0,2,\text{m1f}}^+ (C_{0,1,\text{m1f}}^- - C_{0,2,\text{m1f}}^+) (2 - \lambda) \lambda + w_h \sin \theta_{a,\text{m1f}}(\lambda l_b) \\
\]
The tip angle of the m1pf beam is

\[ \theta_{\text{tip,m1pf}} = \gamma_{\text{m1pf}} f_a \left( \frac{C_{2,1,m1pf}}{3} l_a^2 + \frac{C_{1,1,m1pf}}{2} l_a I_a + C_{0,1,m1pf} \right) \]  

(2.34)

and the tip displacement is

\[ z_{\text{tip,m1pf}} = \frac{\gamma_{\text{m1pf}} f_a^2}{2} \left( \frac{C_{2,1,m1pf}}{6} l_a^2 + \frac{C_{1,1,m1pf}}{3} l_a I_a + C_{0,1,m1pf} \right). \]  

(2.35)

This section raises many questions related to the temperature distribution in the beams. They are answered in the next section when the thermal design is analyzed. But this section demonstrates how to assess electrothermal actuator compositions of two or more members using Timoshenko’s bimorph theory and a multimorph theory, respectively. The common types of vertical electrothermal actuator available to the MEMS designer are examined. It is shown that there are two advantages to using the m1f beam with discrete heaters as opposed to an m1pf beam: 1. an inherently better thermal sensitivity \( \gamma \) and 2. a temperature distribution with a higher maximum temperature for a given input power. It is also shown that an m1a beam can be substituted for an m1f beam to produce an 8% higher \( \gamma \) than the m1f beam. However, the issue of the heater width in an m1f or m1a beam becomes significant as the actuator scales down. This is addressed in the following section.

### 2.3 Actuator Thermal Design

As shown above, electrothermal actuation occurs when the temperature of a bimorph or multimorph of suitable configuration and material properties is heated. In this section, the thermal properties of a folded electrothermal actuator and the mirror it actuates are analyzed to derive an expression for the temperature change distribution in terms of the geometry, material properties and configuration of the elements. The power scaling of the two actuator beam types is derived and the optimal placement of the heater resistor along the m1f beam is determined. The goal in this section is to highlight
the design trade-offs between the m1a/m1f beams with discrete heater resistors and m1pf beams as the micromirrors are scaled down and to demonstrate how the different thermal isolation elements contribute to overall device performance.

FIGURE 2.16 Detailed plan-view schematics of the elements considered in the thermal analysis of the micromirror system for (a) a m1a-based actuator with discrete heater resistors and (b) a m1pf-based actuator.
2.3.1 Folded Electrothermal Actuator Thermal Model

A schematic of a folded electrothermal actuator is shown in Figure 2.16. There are two legs to the actuator, identified as “outer”, which is connected to the anchor and “inner” which is connected to the mirror pedestal. The convention for reference directions is shown in Figure 2.16. The reader should note that for the purposes of analysis, the origin of the inner actuator is taken from the end at which it is joined to the outer actuator, and its reference frame ($x'$,$y'$,$z'$) rotates with the tip of the outer actuator. In this way, the equations derived in this section can be applied equally to both inner and outer legs of the actuator. The elements considered in the thermal analysis are the struts connecting the actuators to each other, the mirror and the anchor, the via isolation units designed to increase the localization of the temperature gradients, the bimorph/multimorph beams, the resistive heater and the pedestal being actuated.

In general, convection and conduction through air to the substrate occurs for each element in the device, however a detailed 2-D analysis of an electrothermally actuated mirror by Lammel et al. [30] that considered these factors, found only 2% of heat in their device was lost to free convection from the actuator (for convection coefficient $h_{\text{conv}} = 10 \text{ Wm}^{-2}\text{K}^{-1}$). Exact analytic solutions exist for the temperature distribution in a thermally conducting beam due to heat loss from its surface [56]. Examination of these exact analytic distributions find agreement with Lammel’s observation. For example, the temperature drop along a cantilever whose base is maintained at 100 °C increases from 0.1 °C to 2.6 °C as the general thermal transport coefficient $h_{\text{th}}$ increases from 10 Wm$^{-2}$K$^{-1}$ to 250 Wm$^{-2}$K$^{-1}$ ($h_{\text{th}}$ is defined to encompass all surface loss mechanisms). However, Lammel et al. found that convection and conduction through air to the substrate by the mirror did contribute a significant heat loss to the device (10%) due to its relatively large area. More importantly, Lammel et al.’s analysis showed that the modeled shapes of the temperature distributions in their device were not altered by changing the values of the parameters describing free convection and air conduction, only the magnitudes were affected. In effect, air conduction and convection represent a distributed load that globally suppresses
the temperature response of the various elements of the device. In light of this, a 1-D analysis of all the elements, with the exception of the pedestal, is deemed sufficient to first order, to understand the effect on $\theta_{\text{tip}}$ and $z_{\text{tip}}$ of varying thermal isolation, heater placement and pedestal size as the devices are scaled down. Air conduction and free convection from the pedestal to the substrate and surrounding air are modeled as a single thermal resistance. The reader should note that the convection and air conduction losses scale with area, so their impact reduces as the device scales down, however, the surface area to volume ratio increases and convection losses increase, as shown in Section 2.3.4, proportional to conduction losses through the solid. This effect could bear further scrutiny but is beyond the scope of this work.

With the exception of the beams, in which a true temperature distribution is desired, only the temperature drops across the other thermal elements of the device are needed and they are treated as lumped elements. The lumped, 1-D thermal resistance of the elements are $R_{\text{th,v}}$ for a bank of via isolation units (i.e. a number $N_{\text{p,v}}$ in parallel), $R_{\text{th,s,a}}$, $R_{\text{th,s,m}}$ and $R_{\text{th,s,anc}}$ for the struts joining the actuators, connected to the mirror and connected to the anchor, respectively, and $R_{\text{th,ped}}$ for the pedestal. The lumped resistance of each leg of the actuator, $R_{\text{th,a}}$, is also a necessary quantity as shown below.

With respect to a particular actuator, inner or outer, the 1-D lumped thermal resistances of all the thermal elements between the actuator and ground can be grouped into two parameters: $R_{\text{th,anc}}$, the thermal resistance to the anchor side and $R_{\text{th,m}}$, the thermal resistance to the mirror side, which allows each actuator to be represented as the equivalent circuits shown in Figure 2.17. The exact value of each thermal resistance depends on which part of the actuator is considered.
FIGURE 2.17 Equivalent steady state thermal circuit schematics for (a) the m1* type actuator and (b) the m1pf type actuator.

For the outer actuators in Figure 2.16 (a) and (b)

\[
R_{th,anc,outer} = N_{s,v} R_{th,v} + R_{th,s,anc} ,
\]

(2.36)

and

\[
R_{th,m,outer} = N_{s,v} R_{th,v} + R_{th,a} + R_{th,s,a} + R_{th,s,anc} + R_{th,ped} .
\]

(2.37)

Similarly, for the inner actuator

\[
R_{th,anc,inner} = N_{s,v} R_{th,v} + R_{th,a} + R_{th,s,a} + R_{th,s,anc} ,
\]

(2.38)

and
where \(N_{sv}\) is the number of thermal isolation banks in series in any particular heat path.

The heat power dissipated in the actuator in both cases for an applied voltage \(V\) is

\[
P_h = \frac{N_{p,e} V^2}{\rho_d' C_p' \Delta T_{a,d} \kappa_{eff,b} \Delta T_{a,d} + Q_G - Q_L}
\]

(2.40)

where, \(N_{s,e}\) and \(N_{p,e}\) are the number of heaters electrically connected in series and parallel, respectively.

Equations (2.36) to (2.39) embody the crux of the problem in optimizing the thermal performance of the folded electrothermal actuator: the resistance to heat flow is not the same in each direction and are not equivalent for the inner and outer actuators. Values for each parameter are determined analytically or by FEA in Section 2.3.4, but the next step is to apply the above equations to determine the temperature distributions by solving the heat equations for the inner and outer actuators and for m1a/ m1f and m1pf beams. The reader should note that \(R_h\) is also dependent on temperature and its treatment as a constant is an approximation. Todd et al [54] and Lammel et al. [30] addressed this issue and it is felt its inclusion in this analysis would not significantly change the conclusions but would add considerable complexity to the analytic expressions.

2.3.2 Multimorph Actuator Response with Discrete Heaters

It is shown in Section 2.2.3 how the shape functions of the actuator beams depend on the coefficients of the temperature change distributions in the beam. The general form of the distributions arise from the heat equation for isotropic media,

\[
(p_d C_p)_{eff,b} \Delta T_{a,d} = \kappa_{eff,b} V^2 \Delta T_{a,d} + Q_G - Q_L
\]

(2.41)
where \( \rho_d \) is material density, \( C_p \) is specific heat capacity at constant pressure, \((\rho_d C_p)_{\text{eff,b}}\) is the effective heat capacity of the beam per unit volume, \( \kappa_{\text{eff,b}} \) is the effective thermal conductivity of the beam, \( Q_G \) is the rate of heat generation in the beam per unit volume and \( Q_L \) is the rate of heat loss in the beam per unit volume.

The analysis here is steady-state so \( \dot{\Delta T}_{\text{a,d}} = 0 \). For multimorph beams with discrete resistor heaters, there is no heat source, or heat sink, in the beam so both \( Q_G \) and \( Q_L \) are zero. Convection and air conduction are assumed negligible in the beam, so only conduction along the length of the beam is considered. Therefore,

\[
\frac{d^2 \Delta T_{\text{a,d}}}{dx^2} = 0 \tag{2.42}
\]

and the distribution is linear, such that \( \Delta T_{\text{a,d}}(x) = C_1 x + C_0 \).

The beam is divided into two sections by the heater. The coefficients of the temperature change distribution must be found for each section. This is done by determining \( \Delta T_h \) through thermal circuit analysis:

\[
\Delta T_h = P_h R_{\text{th}} = P_h \cdot \frac{\frac{\lambda R_{\text{th,anc}}}{R_{\text{th,anc}} + R_{\text{th,a}} + R_{\text{th,m}}} }{ \left(1 - \frac{\lambda}{R_{\text{th,a}} + R_{\text{th,m}} + R_{\text{th,sum}}} \right) } \tag{2.43}
\]

The denominator of (2.43) recurs frequently enough in this chapter that it is replaced by \( R_{\text{th,sum}} \) (i.e. the sum of all the thermal resistances in the system). \( \Delta T_h \) is consequently the maximum temperature change \( \Delta T_{\text{max}} \) in the discrete resistor heater actuator. Similarly,

\[
P_{\text{anc,d}} = \frac{\Delta T_h}{\frac{\lambda R_{\text{th,anc}}}{R_{\text{th,anc}} + R_{\text{th,a}}}} = P_h \cdot \frac{(1 - \frac{\lambda}{R_{\text{th,a}} + R_{\text{th,m}} + R_{\text{th,sum}}})}{R_{\text{th,sum}}} \tag{2.44}
\]

and
which are needed to determine the angular displacement of the non-powered actuator.

The heat power flowing to the anchor and mirror determines the temperatures at the ends of the beam:

\[
\Delta T_{a,d}(0) = P_{\text{anc,d}} R_{\text{th,anc}} = P_h \cdot \frac{(1 - \lambda) R_{\text{th,a}} + R_{\text{th,m}}) R_{\text{th,anc}}}{R_{\text{th,sum}}} \quad (2.46)
\]

and

\[
\Delta T_{a,d}(l_a) = P_{m,d} R_{\text{th,m}} = P_h \cdot \frac{(\lambda R_{\text{th,a}} + R_{\text{th,anc}}) R_{\text{th,m}}}{R_{\text{th,sum}}} \quad (2.47)
\]

The known temperatures, \( \Delta T_h, \Delta T_a(0) \) and \( \Delta T_a(l_a) \) are used to determine the coefficients of the temperature change distributions in the beam so (2.20) and (2.22) are re-written as

\[
\Delta T_{a,d}(x) = P_h \cdot \frac{(1 - \lambda) R_{\text{th,a}} + R_{\text{th,m}}(R_{\text{th,a}} x + R_{\text{th,anc}})}{R_{\text{th,sum}}} \quad \text{for } x \leq \lambda l_b, \quad (2.48)
\]

\[
\Delta T_{a,d}(x) = P_h \cdot \frac{(\lambda R_{\text{th,a}} + R_{\text{th,anc}})((1 - \lambda) R_{\text{th,a}} + R_{\text{th,m}})}{R_{\text{th,sum}}} \quad \text{for } \lambda l_b < x \leq \lambda l_b + w_h, \quad (2.49)
\]

and

\[
\Delta T_{a,d}(x) = P_h \cdot \frac{\lambda R_{\text{th,a}} + R_{\text{th,anc}}}{R_{\text{th,sum}}} \frac{(R_{\text{th,a}} x + R_{\text{th,a}} + R_{\text{th,m}})}{l_a - w_h} \quad \text{for } x > \lambda l_b + w_h. \quad (2.50)
\]

Equations (2.24) to (2.29), (2.32) and (2.33) are now presented in their general forms:

\[
\theta_{a,d}(x) = \gamma P_h \cdot \frac{(1 - \lambda) R_{\text{th,a}} + R_{\text{th,m}}(R_{\text{th,a}} x^2 + R_{\text{th,anc}} x)}{2(l_a - w_h) R_{\text{th,sum}}} \quad \text{for } x \leq \lambda l_b, \quad (2.51)
\]
\[
\theta_{a,d}(x) = \gamma p_h \frac{\lambda R_{th,a} + R_{th,m}}{R_{th,sum}} \left( \frac{\lambda R_{th,a} + R_{th,anc}}{2} \right) \text{ for } \lambda l_b < x \leq \lambda l_b + w_h, \quad (2.52)
\]

\[
\theta_{a,d}(x) = \gamma p_h \left[ \frac{\lambda R_{th,a} + R_{th,anc}}{R_{th,sum}} \left( \frac{R_{th,a}}{2(l_a - w_h)} (x - w_h)^2 \right) \right. \text{ for } x > \lambda l_b + w_h, \quad (2.53)
\]

\[
+ (R_{th,a} + R_{th,m})(x - w_h) \left. - \lambda^2 \frac{R_{th,a}(l_a - w_h)}{2} \right]\]

\[
z_{a,d}(x) = \gamma p_h \frac{(1 - \lambda)R_{th,a} + R_{th,m}}{R_{th,sum}} \left( \frac{R_{th,a}}{3(l_a - w_h)} x^3 + R_{th,anc} x^2 \right) \text{ for } x \leq \lambda l_b, \quad (2.54)
\]

\[
z_{a,d}(x) = \gamma \frac{p_h (\lambda l_b)^2}{2} \left( \frac{(1 - \lambda)R_{th,a} + R_{th,m}}{R_{th,sum}} \left[ \frac{\lambda R_{th,a} + R_{th,anc}}{3} \right. \right. \right. \]

\[
\text{ for } \lambda l_b < x \leq \lambda l_b + w_h, \quad (2.55)
\]

\[
+ (x - \lambda l_b) \sin \theta_{a,d}(\lambda l_b) + w_h \sin \theta_{a,d}(\lambda l_b) \]

\[
z_{a,d}(x) = \gamma p_h \frac{\lambda R_{th,a} + R_{th,anc}}{R_{th,sum}} \left[ \frac{R_{th,a}}{3(l_a - w_h)^3} (x - w_h)^3 \right. \text{ for } x > \lambda l_b + w_h, \quad (2.56)
\]

\[
+ (R_{th,a} + R_{th,m})(x - w_h)^2 - \lambda^2 R_{th,a}(l_a - w_h) \left( (x - w_h) - \frac{\lambda(l_a - w_h)}{3} \right) \]

\[
+ w_h \sin \theta_{a,d}(\lambda l_b) \]

\[
\theta_{tip,d} = \gamma (l_a - w_h) \cdot \frac{p_h R_{th,a}}{2 R_{th,sum}} \left[ R_{th,anc}(1 + \lambda)(1 - \lambda) + R_{th,a} \lambda(1 - \lambda) \right. \quad (2.57)
\]

\[
+ R_{th,m} \lambda(2 - \lambda) + \frac{2 R_{th,anc} R_{th,m}}{R_{th,a}} \right]
\]

and

---

(2.57)
Equations (2.51) to (2.58) are used directly to analyze the electrothermomechanical response of a multimorph beam with discrete heater resistors for any combination of thermal isolation. Additionally, (2.57) contains the average temperature change of the beam

\[
\Delta T_{a,d} = \frac{P_h R_{th,a}}{2 R_{th,sum} R_{th,anc}} \left[ R_{th,anc} (1 + \lambda) (1 - \lambda) + R_{\text{th,m}} \lambda (1 - \lambda) + R_{\text{th,m}} (2 - \lambda) + \frac{2 R_{th,anc} R_{th,m}}{R_{th,a}} \right],
\]

which is used later to compare the shape functions of beams with different temperature distributions.

### 2.3.3 Multimorph Actuator Response with Distributed Heaters

The heat equation

\[
(\rho_d C_p)_{\text{eff,b}} \Delta T_{a,e} = \kappa_{\text{eff,b}} \nabla^2 \Delta T_{a,e} + Q_G - Q_L
\]

for beams with isotropic members and resistive films embedded along their length has a different solution than that for discrete resistor heaters. With the conditions of steady-state operation and no internal heat sinks and the assumption of no losses from the surface of the beam, the heat equation simplifies to

\[
\frac{d^2 \Delta T_{a,e}}{dx^2} = \frac{Q_G}{\kappa_{\text{eff,b}}},
\]

where

\[
Q_G = \frac{P_h}{N_{p,b} w_b l_b^2}
\]

is the heat generation in the beam per unit volume.
Integrating (2.61) twice gives the polynomial temperature distribution in (2.23) for which the coefficients must be determined, \( \Delta T_{a,e}(x) = C_{2,e}x^2 + C_{1,e}x + C_{0,e} \). \( C_{2,e} \) is found directly from the integration, but derivation of \( C_{1,e} \) and \( C_{0,e} \) is more involved. From the conservation of energy

\[
P_h = P_{anc,e} + P_{m,e},
\]

From thermal circuit analysis,

\[
\Delta T_{a,e}(0) = P_{anc,e}R_{th,anc} = C_{0,e}
\]

and

\[
\Delta T_{a,e}(l_a) = P_{m,e}R_{th,m}.
\]

Together, (2.64) and (2.65) are used to derive an expression for \( C_{1,e} \) which is substituted into (2.23) to give

\[
\Delta T_{a,e}(x) = -\frac{QG}{2\kappa_{eff,b}}x^2 + \left(\frac{P_{m,e}R_{th,m}}{l_a} - \frac{P_{anc,e}R_{th,anc}}{l_a} + \frac{QG}{2\kappa_{eff,a}}\right)x + P_{anc,e}R_{th,anc}.
\]

Fick’s law is then used to derive expressions for the boundary conditions for the first derivative of \( \Delta T_{a,e} \) at \( x = 0 \) and \( x = l_a \) that provide the additional equations to solve for \( P_{anc,e} \) and \( P_{m,e} \) which lead to

\[
P_{anc,e} = P_h \cdot \frac{\frac{R_{th,a}}{2} + R_{th,m}}{R_{th,sum}}
\]

and

\[
P_{m,e} = P_h \cdot \frac{R_{th,anc} + \frac{R_{th,a}}{2}}{R_{th,sum}}.
\]

Further, it is noted that for an m1pf beam \( l_b = l_a \) which leads to
\[
\frac{Q_G}{\kappa_{\text{eff,b}}} = \frac{P_h}{\kappa_{\text{eff,b}}N_p b w_b l_b} = \frac{P_h l_a}{\kappa_{\text{eff,b}}N_p b w_b l_b} = \frac{P_h R_{\text{th,b}}}{l_a^2 N_p b} = \frac{P_h R_{\text{th,a}}}{l_a^2}.
\] (2.69)

These expressions are substituted into (2.66) to produce

\[
\Delta T_{\text{a,e}}(x) = P_h \left( \frac{R_{\text{th,a}}}{2} \frac{x^2}{l_a^2 R_{\text{th,sum}}} + \frac{R_{\text{th,a}}}{2} + R_{\text{th,m}} \frac{R_{\text{th,a}}}{2} + R_{\text{th,anc}} \frac{R_{\text{th,a}}}{2} \right) + \frac{R_{\text{th,a}}}{2} \frac{x^2}{l_a^2 R_{\text{th,sum}}}. \] (2.70)

The maximum temperature in the beam is found by differentiating (2.70) and equating it to zero to obtain

\[
\Delta T_{\text{max,e}} = \frac{P_h R_{\text{th,a}}}{R_{\text{th,sum}}} \left( \frac{R_{\text{th,a}}}{2} + R_{\text{th,m}} \right) R_{\text{th,anc}}. \] (2.71)

The coefficients of (2.70) are substituted into equations (2.30), (2.31), (2.34) and (2.35) to obtain:

\[
\theta_{\text{a,e}}(x) = \gamma P_h \left( \frac{R_{\text{th,a}}}{2} \frac{x^3}{6 l_a^2 R_{\text{th,sum}}} + \frac{R_{\text{th,a}}}{2} + R_{\text{th,m}} \frac{R_{\text{th,a}}}{2} \right) + \frac{R_{\text{th,a}}}{2} \frac{x^3}{6 l_a^2 R_{\text{th,sum}}}, \] (2.72)

\[
z_{\text{a,e}}(x) = \gamma P_h \left( \frac{R_{\text{th,a}}}{2} \frac{x^4}{24 l_a^2 R_{\text{th,sum}}} + \frac{R_{\text{th,a}}}{2} + R_{\text{th,m}} \frac{R_{\text{th,a}}}{2} \right) + \frac{R_{\text{th,a}}}{2} \frac{x^4}{24 l_a^2 R_{\text{th,sum}}}, \] (2.73)

\[
\theta_{\text{tip,e}} = \gamma l_a R_{\text{th,sum}} \left( \frac{R_{\text{th,anc}}}{3} + \frac{R_{\text{th,a}}}{12} + \frac{R_{\text{th,m}}}{3} + \frac{R_{\text{th,m}} R_{\text{th,anc}}}{R_{\text{th,a}}} \right). \] (2.74)

and
Equations (2.72) to (2.75) are used directly to analyze the electrothermomechanical response of a multi-morph beam with embedded resistive layers along the beam length for any combination of thermal isolation. Additionally, (2.57) contains the average temperature of the beam

$$\Delta T_{a,e} = \frac{P_h R_{th,a}}{R_{th,sum}} \left( \frac{R_{th,anc}}{3} + \frac{R_{th,a}}{12} + \frac{R_{th,m} R_{th,anc}}{R_{th,a}} \right),$$

which is used later to compare the shape functions of beams with different temperature distributions.

### 2.3.4 Thermal Resistance of Device Elements

To use the equations in Section 2.3.2 and Section 2.3.3, the thermal resistances of the various elements must be known. This subsection details how these quantities are calculated analytically, approximated using FEA or inferred based on the literature.

The thermal resistance to heat conduction through a piece of homogeneous solid material of length \(l\), width \(w\), thickness \(t\) and thermal conductivity \(\kappa\) is

$$R_{th,cond} = \frac{l}{\kappa wt}. \tag{2.77}$$

When \(N_p\) such elements are arrayed in parallel, such that the temperature difference across each is equal, the thermal resistance becomes

$$R_{th,cond} = \frac{l}{N_p \kappa wt}, \tag{2.78}$$

and similarly if \(N_s\) of the \(N_p\) parallel elements are arrayed in series, such that the same heat flux flows in each,
The lumped thermal resistance of the mirror pedestal is calculated using an effective heat transfer coefficient \( h_{\text{th}} \) that models two surface heat loss mechanisms. For a structure of surface area \( A \), the thermal resistance to heat loss from the surface is

\[
R_{\text{th,surf}} = \frac{1}{h_{\text{th}}A}.
\]  

The heat transfer coefficient \( h_{\text{th}} \) comprises heat transfer through convection (\( h_{\text{conv}} \)) and heat transfer by conduction through the air surrounding the structure to the substrate (\( h_{\text{cond}} \)), such that

\[
h_{\text{th}} = h_{\text{conv}} + h_{\text{cond}}.
\]

The value of \( h_{\text{conv}} \) is found analytically using the Nusselt number of the structure [56], assuming a shape and orientation dependent correlation function, and lies in the range from 5 Wm\(^{-2}\)K\(^{-1}\) to 15 Wm\(^{-2}\)K\(^{-1}\) for MEMS structures from micron to mm scale. However, 3-D heat transfer through air is a problem that can only be solved analytically for a narrow set of structures. In this work, \( h_{\text{cond}} \) is analyzed through FEA.

For the purposes of analysis, the substrate is assumed to have a constant temperature \( T_0 = 273 \) K. As shown in Figure 2.18 (a), the model comprises a square hole of width \( \Omega - w_{\text{anc}} \) representing the etch pit around a folded electrothermal actuator and a square plate of width \( w_{\text{ped}} \) and thickness \( t_{\text{ped}} \) at the center of the upper plane of the hole represents the pedestal. The pedestal is given a fixed temperature \( T_{\text{ped}} = 373 \) K. The symmetry of the structure allows it to be modeled using a quarter section to reduce the DOF. The temperature distribution and heat flux results from a COMSOL Multiphysics 3-D heat transfer simulation are shown in Figure 2.18 (b) to (e) for two cases: 1. \( \Omega - w_{\text{anc}} > w_{\text{ped}} \) (Figure 2.18 (b) and (c)) and 2. \( \Omega - w_{\text{anc}} < w_{\text{ped}} \) (Figure 2.18 (d) and (e)). The heat flux in case 1 is predominantly vertical. In case 2, there is significant lateral heat conduction from the pedestal to the
anchor and as $\Omega$ decreases lateral conduction through the air from the sidewalls of the pedestal increases in dominance.

FIGURE 2.18 FEA of heat transfer through air from a suspended plate in an etch pit. (a) The model geometry. (b) Temperature distribution in the air in a quarter section of the structure for a large lateral gap between the plate and the sidewall. (c) Heat flux from the plate to the sidewall for a large lateral gap. The length of the arrow represents the magnitude of the heat flux. (d) Temperature distribution in the air for a narrow lateral gap. (e) Heat flux for a narrow lateral gap.
Simulations are performed over a range of $\Omega - w_{\text{anc}}$ and $w_{\text{ped}}$ and values of $h_{\text{cond}}$ are extracted by integrating the heat flux over the pedestal surface and dividing by $T_{\text{ped}} - T_0$ and the total pedestal surface area. Values of $R_{\text{th,ped}}$ and $h_{\text{th}}$ are calculated using (2.80) and (2.81), respectively. Graphs of the trends in these parameters are shown in Figure 2.19. In Figure 2.19 (a), $h_{\text{th}}$ is constant over a wide range of $\Omega$ for which vertical heat flux dominates. The red line is the locus of 5% change in $h_{\text{th}}$ from the constant value at large pitch. It represents the transition from a region of the design space in which vertical air conduction dominates. As $t_w$ decreases, the locus moves towards smaller values of $\Omega$. As $w_{\text{anc}}$ increases, the locus moves toward larger values of $\Omega$. As $t_{\text{ped}}$ increases, the locus moves towards...
higher value of $\Omega$. For values of $\Omega$ for which vertical conduction dominates, $R_{th, ped}$ is approximated using the function $R_{th, ped} = 38 w_{ped}^{-1.1}$ fitted to the simulation data shown in Figure 2.19 (a).

For a multimorph beam the effective thermal conductivity

$$\kappa_{eff} = \frac{\sum \kappa_i w_i l_i}{\sum w_i l_i}$$  \hspace{1cm} (2.82)

is used to calculate the effective thermal conductivities of the actuator beams and the struts. For beams comprising only members whose widths equal the beam width, (2.82) simplifies to the thickness weighted average

$$\kappa_{eff} = \frac{\sum \kappa_i l_i}{t_b}.$$  \hspace{1cm} (2.83)

The via isolation structures have a complex 3-D structure as shown in Figure 2.6 and the heat flux lines are not parallel in the structure. This requires the use of FEA to determine $\kappa_{eff}$ and is done by generating a 3-D model of the structure and applying a known temperature difference $\Delta T$ across the ends. By extracting the heat flow through one end, $\kappa_{eff}$ is calculated using Fick’s law:

$$\kappa_{eff} = \frac{P_{in}}{w l \Delta T}.$$  \hspace{1cm} (2.84)

Temperature fields and heat flux from a Comsol Multiphysics 3.5 FEA are shown in Figure 2.20 and demonstrate how the heat flow is contained within the via chain. The thermal conductivity values for the simulation are taken from the Comsol Multiphysics Materials Library [52]. The extracted values of $\kappa_{eff,v}$ for two values of via enclosure are shown in Table 2.4. It is clear that via enclosure limitations are a constraint on the achievement of higher thermal isolation, for example, reducing $e_v$ from
0.9 µm to 0.2 µm reduces $\kappa_{\text{eff},v}$ by 30%. In the CMOS-MEMS technology used for this work, the structures become very hot during release etch (see Chapter 5) and the etch rate of the TiW barrier metals and W vias is accelerated, necessitating larger via enclosures. If this effect could be prevented by sidewall encapsulation by oxide, or some other material, the thermal isolation of the devices could be enhanced and better performance could be achieved.

The effective thermal conductivities of various CMOS-MEMS beam types are given in Table 2.4. The values are calculated using (2.82) with $\kappa_{\text{SiO}_2} = 21.4 \text{ Wm}^{-1}\text{K}^{-1}$, $\kappa_{\text{met}} = 191 \text{ Wm}^{-1}\text{K}^{-1}$, $\kappa_{\text{poly}} = 34 \text{ Wm}^{-1}\text{K}^{-1}$ [52]. The thicknesses used in the calculations are mean values of JAZZ layer thicknesses taken over a number of runs. The thermal sheet resistances are also given because the layer thicknesses are fixed for a given beam type and this gives a better comparison of the relative amount of thermal isolation provided by each beam type.
TABLE 2.4 Effective thermal conductivities and thermal sheet resistances of various CMOS-MEMS multimorph beams based on statistical, measured JAZZ layer thicknesses.

<table>
<thead>
<tr>
<th>Beam Type</th>
<th>$\kappa_{\text{eff}}$ in Wm$^{-1}$K$^{-1}$</th>
<th>Thermal Sheet Resistance in KW$^{-1}$/square</th>
</tr>
</thead>
<tbody>
<tr>
<td>m1a</td>
<td>71</td>
<td>8961</td>
</tr>
<tr>
<td>m1f</td>
<td>67</td>
<td>8950</td>
</tr>
<tr>
<td>m1pf</td>
<td>72</td>
<td>8256</td>
</tr>
<tr>
<td>m2f</td>
<td>46</td>
<td>6843</td>
</tr>
<tr>
<td>m21f</td>
<td>78</td>
<td>4054</td>
</tr>
<tr>
<td>m3f</td>
<td>39</td>
<td>5536</td>
</tr>
<tr>
<td>m32f</td>
<td>51</td>
<td>4246</td>
</tr>
<tr>
<td>m321f</td>
<td>81</td>
<td>2698</td>
</tr>
<tr>
<td>m4f</td>
<td>68</td>
<td>1578</td>
</tr>
<tr>
<td>m4321f</td>
<td>98</td>
<td>1095</td>
</tr>
<tr>
<td>m43 strut</td>
<td>34</td>
<td>3143</td>
</tr>
<tr>
<td>via isolation, $e_v = 0.9 \mu m$</td>
<td>31</td>
<td>-</td>
</tr>
<tr>
<td>via isolation, $e_v = 0.2 \mu m$</td>
<td>21</td>
<td>-</td>
</tr>
</tbody>
</table>

The values of $\kappa_{\text{eff}}$ for each device element are used with the geometric parameters to calculate their thermal resistances. The heaters in m1*-based actuators are treated as thermal shorts as they have a continuous layer of m2 and almost continuous layers of m1 and poly. The thermal resistances are

$$R_{\text{th},a} = \frac{R_{\text{th},b}}{N_{p,b} \kappa_{\text{eff},b} w_{b} t_{b}},$$

(2.85)

$$R_{\text{th},v} = \frac{R_{\text{th},\text{iso}}}{N_{p,v} \kappa_{\text{eff},v} w_{\text{iso}} t_{\text{iso}}},$$

(2.86)

$$R_{\text{th},\text{ped}} = \frac{1}{2h_{\text{th}} t_{\text{ped}} (t_{\text{ped}} + 2t_{\text{ped}})},$$

(2.87)

$$R_{\text{th,s,a}} = \frac{2N_{p,b} (w_{b} + g_{b}) - g_{b}}{\kappa_{\text{eff,s}} w_{s} t_{s}}$$

(2.88)

and
\[ R_{th,s,anc} = R_{th,s,m} = \frac{N_{p,b}(w_b + g_b)}{\kappa_{eff,s}w_s t_s}. \] (2.89)

An example of the thermal resistances for the topology shown in Figure 2.16 with \( l_a = 100 \mu m \), \( w_b = 2 \mu m \), \( g_a = 2 \mu m \) and \( l_{ped} = 50 \mu m \) are given in Table 2.5. For this set of device parameters the struts contribute 1\% at most to the thermal resistance, with the exception of the anchor strut, for which it is \( \sim 3.5\% \).

<table>
<thead>
<tr>
<th>Device Element</th>
<th>Dimensions (( \mu m ))</th>
<th>( R_{th} (KmW^{-1}) )</th>
</tr>
</thead>
<tbody>
<tr>
<td>m1a actuator, ( R_{th,a} )</td>
<td>( l_b = 95.5 \mu m ), ( w_b = 2 \mu m ), ( t_b = 1.57 \mu m ), ( N_{p,b} = 2 ), ( w_h = 4.5 \mu m ), ( g_b = 2 \mu m )</td>
<td>224</td>
</tr>
<tr>
<td>m1pf actuator, ( R_{th,a} )</td>
<td>( l_b = 100 \mu m ), ( w_b = 2 \mu m ), ( t_b = 1.68 \mu m ), ( N_{p,b} = 2 )</td>
<td>207</td>
</tr>
<tr>
<td>anchor strut, ( R_{th,s,anc} )</td>
<td>( w_s = 11.8 \mu m ), ( g_b = 2 \mu m ), ( t_s = 9.36 \mu m )</td>
<td>2</td>
</tr>
<tr>
<td>actuator strut, ( R_{th,s,a} )</td>
<td>as above</td>
<td>4</td>
</tr>
<tr>
<td>mirror strut, ( R_{th,s,m} )</td>
<td>as above</td>
<td>2</td>
</tr>
<tr>
<td>via isolation, ( R_{th,v} )</td>
<td>( l_{iso} = 6.6 \mu m ), ( w_{iso} = 1.2 \mu m ), ( t_{iso} = 1.57 \mu m ), ( N_{p,v} = 2 )</td>
<td>57</td>
</tr>
<tr>
<td>pedestal, ( R_{th,ped} )</td>
<td>( w_{ped} = 50 \mu m ), ( t_{ped} = 4.37 \mu m )</td>
<td>2046</td>
</tr>
<tr>
<td>( R_{th,anc,inner} ) for m1a</td>
<td></td>
<td>515</td>
</tr>
<tr>
<td>( R_{th,anc,inner} ) for m1pf</td>
<td></td>
<td>498</td>
</tr>
<tr>
<td>( R_{th,m,inner} )</td>
<td></td>
<td>2105</td>
</tr>
<tr>
<td>( R_{th,anc,outer} )</td>
<td></td>
<td>59</td>
</tr>
<tr>
<td>( R_{th,m,outer} ) for m1a</td>
<td></td>
<td>2555</td>
</tr>
<tr>
<td>( R_{th,m,outer} ) for m1pf</td>
<td></td>
<td>2538</td>
</tr>
</tbody>
</table>

### 2.4 Folded Actuator Electrothermomechanical Response

The coupling of two electrothermal actuators to make a folded electrothermal actuator like those shown in Figure 2.16 results in a pedestal motion that depends on the temperature distribution in both
legs of the actuator. This section explores the optimization of the actuator, the angular scan range and the power scaling of the folded electrothermal actuator.

### 2.4.1 Pedestal Displacement

The devices in Figure 2.16 are abstracted to the line drawings shown in Figure 2.21 to demonstrate the geometric dependence of the angular displacement $\theta_m$, $z$-displacement $z_{\text{ped}}$ and $x$-displacement $x_{\text{ped}}$ of the mirror pedestal on the tip displacements $\theta_{\text{tip}}$ and $z_{\text{tip}}$ of each beam. The “ped” subscripts for the $x$- and $z$-displacements reflect that the pedestal and mirror translations are not the same, as shown in Section 2.5.3. The diagrams are conceptual and the reader should note that although they have been drawn using elements of constant curvature, in reality the curvature varies along the length of the beam. The angular displacement of the mirror pedestal as shown in Figure 2.21 (b) when the outer actuator is powered, or in Figure 2.21 (c) when the inner actuator is powered, is

$$\theta_m = \theta_{\text{tip,outer}} - \theta_{\text{tip,inner}} .$$

This formulation is a consequence of the alternate axes for the inner actuator shown in Figure 2.16.

**FIGURE 2.21** Abstraction of the folded electrothermal actuator shown in Figure 2.16. The powered actuator is shown in red, while the unpowered actuator is shown in blue. Constant curvature beams are used for indication only. (a) Definition of mirror pedestal angular displacement $\theta_m$ and translational displacements $x_{\text{ped}}$ and $z_{\text{ped}}$ in the $x$- and $z$- directions, respectively. (b) Demonstration of $\theta_m$ relation to the angular displacements of each actuator in the folded structure with the outer actuator powered. (c) Angular displacement when the inner actuator is powered.
The temperature distribution in the unpowered actuator results from the heat flux from the powered actuator. It is valid for the two actuation cases i.e. inner actuator powered, outer actuator unpowered and vice versa. $\theta_{\text{tip}}$ for the powered actuators is given by (2.57) and (2.74) and the expressions for $\theta_{\text{tip}}$ for the unpowered actuators are derived below. A more general form for $\theta_{\text{m}}$ would relate all the angles back to the anchor using a single coordinate axis and $\theta_{\text{m}}$ would be given by the sum of all tip angles. However, due to the small number of beams and their simple interconnection, (2.90) is acceptable. The author made a cursory investigation of the forward and inverse kinematic problems in the field of robotics for a solution to the problem of many beams with arbitrary interconnections, but could not find an analytic treatment applicable to members of varying curvature. This should be investigated further.

The temperature distribution in the unpowered actuator is derived from Fick’s law using the known input heat flows $P_{\text{in}}$ taken from (2.44), (2.45), (2.67) and (2.68), the temperature at the nearest end of the powered actuator $\Delta T_{a,near}$ and the temperature drop across the thermal isolation joining the two actuators. The temperature distribution is

$$\Delta T_{a,\text{un,inner}}(x) = -\frac{P_{\text{in}}}{\kappa_{\text{eff,b}} w_b t_b} x + \Delta T_{a,near} - P_{\text{in}} (R_{\text{th,v}} N_{s,v} + R_{\text{th,s,a}})$$

(2.91)

for the inner unpowered inner actuator and

$$\Delta T_{a,\text{un,outer}}(x) = \frac{P_{\text{in}}}{\kappa_{\text{eff,b}} w_b t_b} x + \Delta T_{a,near} - P_{\text{in}} (R_{\text{th,v}} N_{s,v} + R_{\text{th,s,a}} + R_{\text{th,a}})$$

(2.92)

for the outer actuator, where $N_{s,v}$ is the number of via isolation units in series. For actuators with discrete resistor heaters, when the inner actuator is powered $P_{\text{in}} = P_{\text{anc,d,inner}}$ and $\Delta T_{a,near} = \Delta T_{a,d,inner}(0)$ and when the outer actuator is powered $P_{\text{in}} = P_{\text{m,d,outer}}$ and $\Delta T_{a,near} = \Delta T_{a,d,outer}(l_a)$. Similarly, for actuators with embedded resistive films along their lengths, when the inner actuator is powered...
\( P_{\text{in}} = P_{\text{anc,e}} \) and \( \Delta T_{\text{a,near}} = \Delta T_{\text{a,e,inner}}(0) \) and when the outer actuator is powered \( P_{\text{in}} = P_{\text{m,e}} \) and \( \Delta T_{\text{a,near}} = \Delta T_{\text{a,e,outer}}(I_a) \).

The displacement angle and the \( z \)-displacement of the tip of the unpowered actuators are found by integrating (2.91) and (2.92) to obtain

\[
\theta_{\text{tip,un}} = \gamma l_b \left[ \Delta T_{\text{a,near}} - P_{\text{in}} \left( \frac{R_{\text{th,a}}}{2} + R_{\text{th,v}N_{\text{s,v}}} + R_{\text{th,s,a}} \right) \right] \tag{2.93}
\]

for both the inner and outer actuators,

\[
\frac{z_{\text{tip,un,inner}}}{2} = \frac{\gamma l_b^2}{2} \left[ \Delta T_{\text{a,near}} - P_{\text{in}} \left( \frac{R_{\text{th,a}}}{3} + R_{\text{th,v}N_{\text{s,v}}} + R_{\text{th,s,a}} \right) \right], \tag{2.94}
\]

for the inner actuator and

\[
\frac{z_{\text{tip,un,outer}}}{2} = \frac{\gamma l_b^2}{2} \left[ \Delta T_{\text{a,near}} - P_{\text{in}} \left( \frac{2R_{\text{th,a}}}{3} + R_{\text{th,v}N_{\text{s,v}}} + R_{\text{th,s,a}} \right) \right] \tag{2.95}
\]

for the outer actuator. In the case of actuators with discrete resistors, (2.94) and (2.95) have additional \( z \)-displacement terms of \( w \sin \theta_{a,d}(\lambda l_b) \) to account for the rigid heater resistor.

Analysis of the translational displacements of the mirror pedestal is shown in Figure 2.22. The mirror pedestal displacement in the \( z \)-direction is approximated geometrically by assuming the curvature of both actuators is constant so that \( x_{\text{tip,inner}} = -l_a(1 - \sin \theta_{\text{tip,inner}}) \), while retaining the exact expressions for the tip angles and \( z \)-displacements, which leads to

\[
z_{\text{ped}} \approx z_{\text{tip,outer}} + z_{\text{tip,inner}} \cos \theta_{\text{tip,outer}} - l_a \sin \theta_{\text{tip,inner}} \sin \theta_{\text{tip,outer}}. \tag{2.96}
\]

The mirror pedestal displacement in the \( x \)-direction is approximated by

\[
x_{\text{ped}} \approx l_a \left[ \sin \theta_{\text{tip,outer}} - \sin \theta_{\text{tip,inner}} \cos \theta_{\text{tip,outer}} \right] - z_{\text{tip,inner}} \sin \theta_{\text{tip,outer}}. \tag{2.97}
\]
At this point all the equations are in hand to describe the rotational and translational motion of the mirror pedestal when a voltage \( V \) is applied to either leg of the actuator. The angular displacement in the negative rotational sense is

\[
\theta_{m^-} = \theta_{\text{tip,outer}} - \theta_{\text{tip,inner,un}} \tag{2.98}
\]

and in the positive rotational sense

\[
\theta_{m^+} = \theta_{\text{tip,outer,un}} - \theta_{\text{tip,inner}} \tag{2.99}
\]

The angular displacement range is

\[
\theta_R = \theta_{m^+,\text{max}} - \theta_{m^-,\text{max}} \tag{2.100}
\]

where the “max” subscript denotes the angle achieved at the power that leads to the maximum reliable temperature of operation \( \Delta T_{\text{max}} \) at some point in the actuator beams. A similar set of equations can be formed for the positive and negative z-displacements and the z-displacement range.
2.4.2 Optimal Resistor Position for Reduced Power Consumption

The optimal resistor position for the discrete heater resistor actuator is that position $\lambda$ which leads to the maximum rotation angle $\theta_m$ for a given heater power $P_h$. For the purposes of exposition, the device shown in Figure 2.16 with a m1a beam and the geometric parameters and thermal resistances listed in Table 2.5 is considered. For the embedded poly film actuator, the beam must be on field to protect the poly from the release etch processes. However, for the discrete heater resistor actuator field is not needed and the thermomechanical advantage of the thinner m1a beam can exploited.

As laid out in Section 2.3 the temperature distribution and the power necessary to reach a given heater temperature are dependent on the position of the resistor. For each leg of the actuator, heat dissipated by the resistive elements flows to the anchor through $R_{th,anc}$ and to the mirror pedestal through $R_{th,m}$. If the heater is placed at the anchor end of the outer leg of the actuator more dissipated heat flows to the anchor than if it is placed at the joint end. However, if the heater of the outer leg is placed at the joint end, the temperature of the inner actuator is higher and the overall angular displacement is lower. So, two factors are in opposition, the need to reduce power consumption and the need to have a large difference in the average temperatures of the two legs of the actuator.

FIGURE 2.23 Normalized angular displacement $\Theta_m$ variation with discrete resistor heater position $\lambda$, for various actuator lengths $l_a$ of (a) the outer leg of the actuator and (b) the inner leg. In each graph the red line is the locus of maxima of $\Theta_m$ with respect to $\lambda$. 

(a) (b)
The optimal position of the heater in each leg is established by considering the normalized mirror pedestal angular displacement

\[ \Theta_m = \frac{\theta_m}{\gamma(l_a - w_h)P_h} \]  

(2.101)

as a function of the heater placement for a range of actuator lengths. The graphs in Figure 2.23 show the trends of \( \Theta_m \) with \( \lambda \) for a range of \( l_a \) for the inner and outer actuator and the loci of maxima to guide the designer in the placement of the resistor. For the set of thermal resistances and geometries in Table 2.5, \( 0.16 < \lambda_{opt,outer} < 0.34 \) and \( 0.73 < \lambda_{opt,inner} < 0.87 \) over the range \( 100 \mu m < \Omega < 1000 \mu m \).

As the trends in Figure 2.23 are particular to a given design of thermal resistances, the variation in \( \Theta_m \) with \( \lambda \) for various multiples of \( R_{th,ped} \) and \( l_a = 500 \mu m \) is shown in Figure 2.24 for both actuator legs to demonstrate the sensitivity and design implications of varying elements of the thermal isolation. Figure 2.24 highlights the opportunity the pedestal thermal resistance presents for equalizing the response of the actuator legs. For example, ARDEM (see Chapter 4) could be used to create fins on the backside of the pedestal that would increase surface area and reduce \( R_{th,ped} \).

**FIGURE 2.24** Normalized angular displacement \( \Theta_m \) variation with discrete resistor heater position for various multiples of \( R_{th,ped} \) and an actuator length \( l_a = 500 \mu m \) for (a) the outer leg of the actuator powered and (b) the inner leg of the actuator powered.
2.4.3 Scan Range Scaling

The scaling of the scan range $\theta_R$ is analyzed for the m1a- and m1pf-based actuators over a range of device pitches $\Omega$. The heater positions $\lambda_{\text{outer}} = 0.25$ and $\lambda_{\text{inner}} = 0.80$ for the m1a-based actuator are set to values in the middle of their range for the range of $\Omega$ considered. Figure 2.25 (a) shows the scaling comparison between the m1a- and the m1pf-based actuators. The better performance of the m1a-based actuator is a result of the higher thermal sensitivity ($\gamma_{m1a} = 20.6 \text{ m}^{-1}\text{K}^{-1}$ cf. $\gamma_{m1pf} = 18.4 \text{ m}^{-1}\text{K}^{-1}$) and the ability to control the position of the maximum temperature $\Delta T_{\text{max}}$ along the actuator beams. The graph in Figure 2.25 (b) shows the scaling of $\theta_R$ with $\Omega$ for various multiples of $R_{\text{th,ped}}$. The increase in $\theta_R$ with decreasing $R_{\text{th,ped}}$ is counterintuitive on its face because lower thermal resistance is associated with lower temperature changes and tip displacements, however, in the case of the folded actuator, a lower $R_{\text{th,ped}}$ means that proportionately less heat flows through the unpowered actuator, which consequently has a lower $\Delta T$, a lower $\theta_{\text{tip}}$ and hence a smaller negative impact on $\theta_m$. For comparison, the scan range scaling for Tsai and Wu’s gimbal-less electrostatic mirror [21] is included. On the basis of this comparison, electrothermal actuation should be applied when $\Omega > 180 \mu\text{m}$ for discrete heater devices and $\Omega > 200 \mu\text{m}$ for distributed heater devices.

**FIGURE 2.25** (a) Scaling of m1a- and m1pf-based folded electrothermal actuator scan range $\theta_R$ with device pitch $\Omega$. The scan range scaling of Tsai and Wu’s gimbal-less electrostatic mirror is shown for comparison. (b) Scaling of m1a-based actuator scan range $\theta_R$ with device pitch $\Omega$ for various multiples of $R_{\text{th,ped}}$. 

---

**Diagram:**

(a) Graph shows $\theta_R$ vs. $\Omega$ with markers for m1a and m1pf compared to Tsai [21], electrostatic.

(b) Graph shows $\theta_R$ vs. $\Omega$ for multiples of $R_{\text{th,ped}}$ with markers for 0.5x, 1x, 2x.
The scaling of $\theta_R$ is unfavorable, but for very dense arrays with small pitch a change in actuator type from discrete heater to embedded film heater can improve the situation, as shown in Figure 2.26. However, rotational performance at small pitches falls far below a device like the TI DLP that produces $\theta_R = 20^\circ$. The discrete heater has a finite width $w_h$ which takes up actuator length that could otherwise be used to generate angular or translational displacements. In Figure 2.26, the point at which the m1pf-based actuator produces a larger scan range than the m1a-based actuator is $\Omega \approx 105 \, \mu m$. This cross-over point, like the other aspects of folded electrothermal actuator design is dependent on the thermal resistances of the device and must be evaluated for each new case.

### 2.4.4 Speed Scaling

The speed of a MEMS device is typically characterized by its time constant, resonant frequency, or -3 dB point. Scanning applications typically require video rate speed, or 30 Hz (0.033 s), so the speed in both the thermal and mechanical domains must exceed this. In the thermal domain the -3 dB point is inappropriate as the processes are purely dissipative, however a thermal cut-off frequency $f_{c,th}$ can be defined as the frequency at which the device response drops by 3 dB from its DC value. This is measured experimentally but correlates to the thermal time constant,
where $R_{th}$ is the total thermal resistance to thermal ground and $C_{th}$ is the total thermal capacitance between the heat source and thermal ground and includes the device and the air around it. The thermal capacitance contribution of the beams is

$$C_{th} = N_{p,b} l_b \sum_{i} \rho_{d,i} C_{p,i} \theta_i \theta_i = N_{p,b} (\rho_{d} C_{p,\theta,eff,b}) l_b \theta_b \theta_b$$

and the thermal capacitance of the other structural elements are similarly defined while the air under the structure has the simple thermal capacitance expression.

The lumped electrothermal model of a beam is sufficient for determining $R_{th}$ for the discrete resistor heater actuators, but the distributed heating of the m1pf beam requires solution of the 1-D, time-dependent heat equation

$$(\rho_{d} C_{p,\theta,eff,b}) \frac{d \Delta T_{a,e}}{d t} = \kappa_{eff,b} \frac{d^2 \Delta T_{a,e}}{d x^2} + Q_G$$

(2.104)

to derive an approximate analytic expression for $R_{th}$.

For the simple case of a m1pf beam held at the same constant temperature at both ends, (2.104) has the solution

$$\Delta T_{a,e}(x, \tau) = \frac{Q_G l_b^2}{2 \kappa_{eff,b}} \left[ \frac{x}{l_b} \left( 1 - \frac{x}{l_b} \right) - \frac{8}{\pi^3} \sum_{m=1, odd}^{\infty} \frac{1}{m^3} \exp \left( -\frac{m^2 \pi^2 \kappa_{eff,b}}{(\rho_{d} C_{p,\theta,eff,b} l_b^2) \frac{1}{\tau}} \right) \sin \left( m \pi \frac{x}{l_b} \right) \right].$$

(2.105)

The first eigenmode (i.e. for $m = 1$) dominates the transient term in the solution and serves to define the time constant $\tau_{th,a,e}$ for the m1pf beam as
The heat capacity of the dominant mode is

\[ C_{th,a,e,trans} = \frac{2N_{p,b}(\rho_d C_p)_{eff,b} l_b w_b t_b}{\pi} [57]. \]  

By equating (2.106) and (2.102) and substituting in the expression for \( C_{th} \) from (2.107) an approximation of the thermal resistance of the powered m1pf beam from a transient perspective is given as

\[ R_{th,a,e,trans} = \frac{l_b}{2\pi N_{p,b}(k_{eff,b} w_b t_b)}. \]  

The optimal value of thermal resistance of a m1a-based actuator from a speed perspective is achieved when \( \lambda = 0.5 \) which leads to

\[ R_{th,a,d,trans} = \frac{l_b}{4N_{p,b} k_{eff,b} w_b t_b} = \frac{R_{th,a,d}}{4}. \]  

On the basis of this analysis, if all other things were equal, \( \tau_{th,a,e} \approx 0.4 \tau_{th,a,d} \) and the m1pf is inherently faster than the m1a beam by more than a factor of two.

A comparison of the m1a- and m1pf-based topologies from Figure 2.16 is shown in Figure 2.27 using the thermal resistances and geometries from Table 2.5. Optimal resistor positions are used for the m1a-based actuator so the speed scaling analysis is compatible with the power scaling analysis of Section 2.4.5. In the speed analysis, the thermal circuit in Figure 2.17 (a) represents the m1pf-based actuator and the thermal resistance from the thermal transient perspective is split equally between the two halves of the circuit (i.e. the total thermal resistance between the power source and the anchor is \( R_{th,anc} + 2R_{th,a,e,trans} \)). Speed scaling is favorable with decreasing pitch for folded electrothermal actu-
ators. Changing the thermal resistances of the device can be used to impact the device speed as shown in Figure 2.27 (b).

**FIGURE 2.27**  (a) Scaling of the thermal cutoff frequency \( f_{c,th} \) with device pitch \( \Omega \) for the actuator topologies shown in Figure 2.16. (b) Scaling of thermal cutoff frequency \( f_{c,th} \) of the inner leg of the m1a-based actuator with device pitch \( \Omega \) for various multiples of \( R_{th,ped} \)

### 2.4.5 Power Scaling

It is proposed that the appropriate measure of the rationale for scaling folded electrothermal actuators to smaller dimensions is the angular displacement per unit power at that value of power that results in the maximum temperature being achieved in the device that can be sustained while ensuring reliable operation. Similarly, if motion in the \( z \)-direction is the desired output, the figure of merit would be the \( z \)-displacement per unit power. Reliable operation is defined as producing output within specification to a certain tolerance for a specific number of cycles. For CMOS-MEMS electrothermal actuators, the maximum temperature for reliable operation \( \Delta T_{\text{max}} \) has not been fully characterized and this is a critical unknown. However, it has been observed that device failure in the form of diminished response occurs within hours when the device is raised above 200 °C and, in the form of metal delamination, within minutes when the device is raised above 300 °C.
Similar to the above analyses, the actuator topology is taken from Figure 2.16 and the geometric parameters and thermal isolation values from Table 2.5. For the m1a-based actuator, the resistor heater position is the same as Section 2.4.3. The power $P_{\text{max}}$ dissipated to reach $\Delta T_{\text{max}}$ and achieve $\theta_{m,\text{max}}$ for the inner and outer legs of a m1a- and m1pf-based actuator is shown in Figure 2.28. $P_{\text{max}}$ scales unfavorably with $\Omega$ because the actuator beam plays a significant role in its own thermal isolation and as $l_a$ decreases, Fick’s law dictates more power is needed to achieve larger temperature gradients.

The unfavorable scaling of folded electrothermal actuators, the angular scaling and the power scaling are demonstrated in the figure of merit and the heat dissipation density,

$$FOM = \frac{\theta_{m,\text{max}}}{P_{\text{max}}},$$

$$\tilde{P} = \frac{P_{\text{max}}}{\Omega^2}$$

respectively, as shown in Figure 2.29 (a) and (b). The trend in $\tilde{P}$ is particularly problematic because to achieve devices on the micron scale, $w_{\text{anc}}$ must decrease along with the quantity of material making up the anchor, which further isolates the device and makes the dissipation of the heat more difficult.
The same sequence of analysis can be done for the various topologies of 1-D folded electrothermal actuators and 3-D electrothermal actuators and leads to the same conclusion, that in a MEMS fabrication technology that provides the designer no control over the layer thicknesses or the device materials, the scaling of the actuator is too unfavorable to allow devices to be designed at the 10’s of microns scale. The angular displacement advantage of electrothermal actuators is lost as the device shrinks and the power necessary to reach reasonable angular displacements, and the currents required to generate the power, become prohibitive, especially considering the number of devices in a given area typically increases as the device size decreases (i.e. array dimensions only increase). Additionally, the mechanical anchor’s efficacy as a thermal ground is compromised as device density and \( \tilde{P} \) increase.

However, a path to practical micron-scale electrothermally actuated mirrors is discernible, but requires: 1. the actuator layer thicknesses are optimized for thermal sensitivity and scaled along with device pitch, 2. the anchors are made of highly thermally conductive materials, 3. the thermal isolation is formed only of thermally insulating materials, 4. electrical connectivity is formed by materials with high electrical conductivity and low thermal conductivity, 5. the devices are latched so no power is dissipated when an angular position is being held, 6. the conduction of heat from the surface of the payload is maximized.
2.5 Actuator Mechanical Design

2.5.1 Self-Assembly

The displacements that occur in MEMS devices when they are released are referred to as self-assembly and are caused by residual stress in the films comprising the structures. Vertical residual stress gradients in the actuator beams generate bending moments similar to those generated by mismatched thermal expansion that lead to the shape change described by (2.1) and (2.17). If the residual stress in each member is assumed constant, this effect is described by applying the residual stress in the $i^{th}$ member $\sigma_{i,res}$ in (2.15) which gives a radius of curvature of

$$\rho_{c, res} = \frac{M_y, res}{(EI)_{eff,y}} = \sum_{\text{members}} \sigma_{i, res} \Delta y_i \Delta z_i \left(\frac{z_{b,i} - z_{na} + \Delta z_i}{2}\right) \sum_{\text{members}} E_i \Delta y_i \Delta z_i \left[\Delta z_i \left(\frac{z_{b,i} - z_{na} + \Delta z_i}{3}\right) + (z_{b,i} - z_{na})^2\right].$$

For the bimorph case, a simple expression similar in form to (2.1) is available [30].

FIGURE 2.30 (a) Folded electrothermal actuator with no z-self-assembly displacement. (b) Folded electrothermal actuator with large z-self-assembly displacement.

Residual stress is an artifact of the processing [57] and is constant over the length scales of a single MEMS device so $\rho_{c, res}$ is constant. Examples of the impact of residual stress on folded electrothermal actuators are shown in Figure 2.30. The tip angle of an actuator leg, for both types of actuator, resulting from residual stress is...
\[ \theta_{\text{tip, res}} = \frac{l_b}{\rho_{c, \text{res}}} . \]  

(2.113)

The z-displacements of the tip for embedded film heater and discrete heater resistor actuator types are

\[ z_{\text{tip, e, res}} = \frac{l_b^2}{2\rho_{c, \text{res}}} . \]  

(2.114)

and

\[ z_{\text{tip, d, res}} = \frac{l_b^2}{2\rho_{c, \text{res}}} + w_b \sin \frac{\lambda l_b}{\rho_{c, \text{res}}} , \]  

(2.115)

respectively. The x-displacement for both types of actuator is

\[ x_{\text{tip, d, res}} = -l_b \left( 1 - \sin \frac{l_b}{\rho_{c, \text{res}}} \right) . \]  

(2.116)

In the event of ambient temperature variation, for which the temperature change in the beam is constant, the resultant radius of curvature of the beam is constant and is given by

\[ \frac{1}{\rho_c} = \frac{1}{\rho_{c, \text{res}}} + \frac{1}{\rho_{c, \text{amb}}} . \]  

(2.117)

The tip angle and z- and x-displacements are found by substituting \( \rho_c \) into (2.113) to (2.116). The displacements of the pedestal of 1-D folded electrothermal actuators or 3-D electrothermal actuators are found by appropriate combinations of the equations in (2.113) to (2.116) in a manner similar to that shown in Section 2.4.1 and are not reiterated here as their generality is limited. However, this should highlight again the need for an analytic framework for kinematic problems general enough to encompass elements of varying curvature.
It is essential to understand and design for self-assembly as it defines the rest position of the devices. In arrays, it is even more important to ensure self-assembly doesn’t result in contact between array members or with other structures. For example, the 1-D actuator topologies shown in Figure 2.31 were analyzed for z- and x-self-assembly assuming $\rho_{c,\text{res}} = 550 \, \mu m$, $l_b = 480 \, \mu m$, $w_{\text{ped}} = 200 \, \mu m$ and the length of the extender $l_e$ as shown. The self-assembly displacements given in Table 2.6 demonstrate the wide range of translations possible and the need to ensure the topology self-assembly matches the application. The reader should note that in the case of actuator Type B and Type C, the benefit of rejection of common-mode temperature variation is lost and significant x- and z-displacements can occur in the unpowered device.

**FIGURE 2.31** Plan-views of actuator topologies analyzed for self-assembly displacement.

![Plan-views of actuator topologies analyzed for self-assembly displacement.](image)

**TABLE 2.6** Examples of self-assembly displacements for various topologies of 1-D folded electrothermal actuator.

<table>
<thead>
<tr>
<th>Actuator Type</th>
<th>x-Self-Assembly (µm)</th>
<th>z-Self-Assembly (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>B</td>
<td>-71</td>
<td>153</td>
</tr>
<tr>
<td>C</td>
<td>-257</td>
<td>552</td>
</tr>
<tr>
<td>D</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>E</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The zero x-self-assembly of types A, D and E make them suitable for arrayed scanning applications. During the release etch process, there is variation in the release time amongst array elements and if the x-self-assembly is significant, adjacent array elements can displace to a position that blocks the etch process and exacerbates intra-array variance. It is also possible that physical contact may occur...
between adjacent elements. Such adverse effects can be avoided by increasing the gap between adjacent elements, however this may be undesirable for optical applications in which high FF is desired, so unless there is an overwhelming application need for an actuator type with significant self-assembly, the zero self-assembly types should be chosen.

### 2.5.2 Geometric Constraints

The mirror pitch and the fabrication limitations are the basis for the geometric constraints on the device. The fabrication-based constraints are common to all devices. The pitch-based constraints are dependent on the topology of the device and its number of DOF. As an example, the pitch-based constraints of the 1-D actuator topology from Figure 2.16 (Type D of Figure 2.31) are examined. In the aforementioned scaling arguments the variation in \( l_a \) with \( \Omega \) is implicit but it is assumed that \( N_{p,b}, l_{s,a} \) and \( l_{s,anc} \) and \( l_{s,ped} \) are constant as \( \Omega \) changes. The variation in \( l_a \) and other parameters with \( \Omega \) is made explicit, which has implications for the mechanical modes of the device as discussed in Section 2.5.4.

The maximum actuator length for the Type D topology from Figure 2.16 is

\[
l_{a,\text{max}} = \Omega - w_{\text{anc}} - g_{\text{ped}} - g_s - 3l_{\text{iso}} - \frac{w_{\text{ped}}}{2} - \frac{3w_s}{2}.
\]

(2.118)

The maximum number of actuator beams in parallel for a single leg of an actuator is

\[
N_{p,b} = \frac{\Omega - w_{\text{anc}} - 2g_b - w_{\text{ped}}}{4(w_b + g_b)}.
\]

(2.119)

The actuator strut length is

\[
l_{s,a} = 2N_{p,b}(w_b + g_b) - g_b.
\]

(2.120)

The anchor and pedestal strut lengths are

\[
l_{s,\text{anc}} = l_{s,\text{ped}} = N_{p,b}(w_b + g_b).
\]

(2.121)
2.5.3 Mirror and Post Dimensional Constraints

The mirror thickness $t_m$, post height $l_p$, and post width $w_p$ are designed to place the plate and post bending modes far beyond the modes of the actuator. Through FEA it is found that mirrors up to 1 mm on a side have a first plate bending mode frequency $> 5$ kHz down to $t_m = 5 \mu m$. The posts have their first torsional mode frequency $> 2$ kHz down to $w_p = 10 \mu m$ for $l_p = 500 \mu m$. Additionally, the post is designed to ensure that at the extent of the angular rotation range the edge of the mirror does not contact the chip surface. The z-displacement of the pedestal and the thickness of Si under it leads to a constraint on the angular deflection unless additional clearance beyond the thickness of the substrate is provided.

The constraint on the post length $l_{p,\text{min}}$ for the actuator shown in Figure 2.16 (a) is demonstrated through Figure 2.32. When the inner leg of the actuator is powered the pedestal rotates in the positive sense and the pedestal moves in the negative z-direction. The edge of the mirror sweeps through an
elliptic arc until it reaches the surface of the chip. If the device is designed for this to be the maximum rotation angle $\theta_{m,+}^{\text{max}}$, then for a given mirror length, the post must meet the condition

$$l_p > \frac{l_m}{2} \tan \theta_{m,+}^{\text{max}} - \frac{z_{\text{ped}}}{\cos \theta_{m,+}^{\text{max}}}.$$  \hfill (2.122)

If the thickness of the wafer does not meet the condition

$$t_w > \frac{w_{\text{ped}}}{2} \sin \theta_{m,+}^{\text{max}} + t_{\text{Si}} \cos \theta_{m,+}^{\text{max}} + z_{\text{ped}}$$  \hfill (2.123)

then a carrier chip must be used (see Section 3.3.4) with a pocket depth

$$t_{\text{pocket}} > \frac{w_{\text{ped}}}{2} \sin \theta_{m,+}^{\text{max}} + t_{\text{Si}} \cos \theta_{m,+}^{\text{max}} + z_{\text{ped}} - t_w$$  \hfill (2.124)

in order for angular FSD to be achievable.

For example, in the case of an actuator shown in Figure 2.16 (a), with an angular specification of $\pm 45^\circ$, the tip of the inner actuator must move through an angle greater than $45^\circ$ to counteract the parasitic rotation of the outer actuator. Both angular displacements contribute to the $z$-displacement of the edge of the mirror. Figure 2.33 (a) illustrates the variation in the minimum post height $l_{p,\text{min}}$ necessary to ensure the edge of the mirror does not contact the surface of the chip. As $\theta_{m,+}^{\text{max}}$ decreases, $l_{p,\text{min}}$ decreases. As the pitch $\Omega$ decreases, $l_{p,\text{min}}$ decreases; however the reader should note that in this case the temperature changes and the power dissipations necessary to achieve the angles listed in the legend of Figure 2.33 (a) are not considered. Only geometric considerations have been explored in this graph. Similarly, Figure 2.33 (b) shows the variation in $z$-displacement of the outer edge of the pedestal with pitch $\Omega$ and provides a comparison of the $z$-displacement with the thickness of the JAZZ chip for which $t_w = 275 \, \mu m$. 

FIGURE 2.33 (a) Variation in mirror post constraint \( l_{p,\text{min}} \) with pitch \( \Omega \) for various angular displacements when the inner actuator is powered for the actuator in Figure 2.16 (a) with geometries given in Table 2.5. (b) Variation in z-displacement of the outer edge of the pedestal with pitch \( \Omega \) for the same actuator topology and geometry.

The constraints in (2.122) to (2.124) are based on the actuator topology shown in Figure 2.16 (a), so for comparison the analogous constraints for the actuator in Figure 2.30 (a) are illustrated in Figure 2.34 and are given by

\[
    l_p > \frac{l_m}{2} \tan \theta_{m,+},_{\text{max}} + \frac{w_{\text{ped}}}{2} \tan \theta_{m,+},_{\text{max}} - \frac{z_{\text{ped}}}{\cos \theta_{m,+},_{\text{max}}},
\]

(2.125)

\[
    t_w > w_{\text{ped}} \sin \theta_{m,+},_{\text{max}} + t_{Si} \cos \theta_{m,+},_{\text{max}} - z_{\text{ped}}
\]

(2.126)

and

\[
    l_{\text{pocket}} > w_{\text{ped}} \sin \theta_{m,+},_{\text{max}} + t_{Si} \cos \theta_{m,+},_{\text{max}} - z_{\text{ped}} - t_w.
\]

(2.127)
2.5.4 Mechanical Modes

The actuator beams, struts and via isolation units are modeled as lumped elements for the purpose of analysis. The spring constant of an element for bending in the $z$-direction about the $y$-axis is

$$k_z = \frac{3(EI)_{\text{eff},y}}{l_b^3}. \quad (2.129)$$

Equation (2.14) or FEA is used to determine the effective flexural rigidity $(EI)_{\text{eff},y}$. Values of $(EI)_{\text{eff},y}$ are listed in Table 2.7 for m1a and m1pf beams and the strut and thermal isolation shown in Figure 2.6 and geometries in Table 2.5. The trends in the spring constants of the elements are shown in Figure 2.35 and demonstrate the actuator beams are the most flexible elements of the structure.
At large pitches, the actuator is the dominant flexible element in determining the mode frequency. It is only when the pitch is small (< 200 µm in the case shown in Figure 2.35) that elements like the thermal isolation begin to play a role in the mode frequency. In any case, the important condition is that the 1st mechanical mode frequency exceeds the thermal cutoff frequency $f_{c,th}$, which is demonstrated by Figure 2.35 (b) for a Type D actuator with $l_p$ scaled to maintain $\theta_{m,+,max} = 45^\circ$ when the inner actuator is powered, assuming $t_m = 10 \mu m$ and $w_p = 20 \mu m$.

The actuator types in Figure 2.31 have different mode frequencies and shapes. FEA eigenmodes for the various actuators are shown in Figure 2.36. The mode frequencies given in Table 2.8 represent actuators with $l_b = 550 \mu m$, $t_m = 25 \mu m$, $w_{ped} = 200 \mu m$ and $w_p = 100 \mu m$ which explains the difference with the mode frequencies shown in Figure 2.35 (b). The reader should note that linearity is
assumed for this analysis and the large FSDs of the mirrors could drive the system into non-linearity and these values would no longer be valid.

FIGURE 2.36 The first three eigenmodes of the various folded electrothermal actuator topologies.

TABLE 2.8 Mode frequencies for folded electrothermal actuator topologies.

<table>
<thead>
<tr>
<th>Actuator Type</th>
<th>1st Mode, $f_1$ (Hz)</th>
<th>2nd Mode, $f_2$ (Hz)</th>
<th>3rd Mode, $f_3$ (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>99</td>
<td>220</td>
<td>542</td>
</tr>
<tr>
<td>B</td>
<td>100</td>
<td>224</td>
<td>551</td>
</tr>
<tr>
<td>C</td>
<td>134</td>
<td>193</td>
<td>226</td>
</tr>
<tr>
<td>D</td>
<td>100</td>
<td>205</td>
<td>3697</td>
</tr>
<tr>
<td>E</td>
<td>85</td>
<td>180</td>
<td>280</td>
</tr>
</tbody>
</table>

2.6 Electrothermal Design and Operation Summary

The objective of the chapter is to lay out the factors: material, geometric, physical and fabrication that affect the design and scaling of micromirror arrays with folded electrothermal actuators.

At the root is the structure of the actuator beam and the heater mechanism that dissipates the heat that changes the temperature of the beam and causes motion of the structure. Timoshenko’s theory of the bimorph is shown to be insufficient to accurately model the electrothermomechanical behavior of complex CMOS-MEMS beams and it is shown how the application of a systematic multimorph beam
theory can improve the accuracy of analytic predictions. The material dependencies are highlighted through the analysis of the thermal sensitivity $\gamma$ of several beam cross-sections.

One level up in the design hierarchy is the topological form of the device. 1-D and 3-D actuator topologies are presented, but for brevity only 1-D actuators are fully analyzed for scaling dependencies. However, the analysis is structured so that 3-D actuators of an arbitrary number of legs can be similarly explored. Thermal isolation is shown to be a critical factor in the performance of the device due to its role in isolating the temperature gradients in certain parts of the actuator.

Finally, the mechanical behavior of the device is examined to ensure the modes and mode frequencies are compatible with, and do not limit, the electrothermal response. The issue of self-assembly is discussed along with its potential adverse impact on release etch processing.

Over the range of CMOS-MEMS device pitch from $1 \text{ mm} > \Omega > 50 \mu\text{m}$ it is shown that the angular range $\theta_R$ decreases and the power dissipation $P_{\text{max}}$ needed to achieve the maximum temperature change $\Delta T_{\text{max}} = 180 ^\circ \text{C}$ in the device increases. This is summarized in the $\text{FOM}, \theta_R/P_{\text{max}}$. The adverse $\text{FOM}$ scaling law results from the linear dependence of $\theta_m$ on $l_a$ and the difficulty in achieving large temperature gradients over decreasing distances with constant material parameters. Expectedly, as power scaling is adverse, speed scaling is advantageous, but this is cold comfort for the most detrimental scaling behavior, that of the heat dissipation density $\dot{P}$. Array dimensions typically remain constant or increase as device pitch decreases. This improves resolution and increases the functionality per unit area and hence reduces the overall cost per functional operation. In the case of folded electrothermal actuators $\dot{P}$ increases by almost four orders of magnitude over the pitch range considered. The conclusion of the analysis is that high density arrays of electrothermal devices with $\Omega < 100 \mu\text{m}$ requires custom processing using optimal materials and a latching mechanism at the device level to eliminate power consumption when an angular position is held. However, through comparison of scan range $\theta_R$ with electrostatic devices, it is shown that electrothermal devices are desirable when the array pitch $\Omega$ scales above approximately 200 $\mu\text{m}$. 


“I never failed once. It just happened to be a 2000-step process.”

- Thomas Edison

SOI-CMOS-MEMS was developed to realize the independent optimization of an electrothermal actuator and a micromirror. The ultimate goal, to produce a micromirror device with a high fill factor and a high scan range, qualities not previously achieved together. In this chapter the fabrication technology is described in detail, highlighting where appropriate the design issues arising from process and materials choices. The chapter is broken into sections devoted to the CMOS-MEMS steps and the SOI process steps prior to bonding. The bonding and release steps are covered in a separate section.

For the purposes of this dissertation a small number of devices was necessary and processing was done at the chip level, but the development of the fabrication technology was done with wafer-level scaling in mind, with the exception of bonding and release.

The complexity of the SOI-CMOS-MEMS technology may appear excessive and the question should arise, “Is this process manufacturable?” To that, it is stated that the question is not whether it is manufacturable, but rather, “Should it be manufacturable?” This means that with the right vehicle and the right profit margin, the necessary minds and development partners can be found to make any process manufacturable. Intel’s 90 nm technology gate oxidation process produces a film 1.2 nm thick film across a 300 mm wafer with atomic scale uniformity [58], an astonishing feat and one that would have been considered unmanufacturable 30 years ago when gate oxides were 100 nm thick on 100 mm
wafer. This case in point emphatically demonstrates that when customers want the product, a way is found to meet the demand. To answer the “Should...?” the device must be fabricated and characterized and its inherent strengths and weaknesses identified. This chapter deals with the first part of that story.

The SOI-CMOS-MEMS fabrication process steps in which significant changes of research interest are made to the CMOS and SOI chips and their composite are described in detail in this chapter. The process flow is broken into sections covering the process steps performed on the CMOS chips, SOI wafers and the composite SOI-CMOS-MEMS chips. However, there is a large number of tasks whose successful execution are critical to the finished device’s functionality but are not of research interest, either because they have been well described in the literature (like spin casting of resist and wirebonding), or are too specific to the peculiar characteristics of the particular environment in which the devices were fabricated to be of general interest. To provide a complete picture of the process flow without belaboring such steps, the entire process flow is recorded in Appendix A with additional comments and information to enable the exact reproduction of the SOI-CMOS-MEMS fabrication process. No further reference is made to Appendix A and the reader is encouraged to follow it in parallel with the text to appreciate how these steps fit in the overall flow. Furthermore, specific literature references to generic steps such as cleaning, spin casting, lithography, etc. are not provided, however general processing text such as Madou [59], Wolf and Tauber [60] and Plummer et al. [61] are recommended to readers unfamiliar with standard microsystem fabrication processes. Resist patterns are not shown in process schematics unless they are present on the chips or wafers during intermediate steps that must be illustrated in detail.

3.1 Post-CMOS Processing

The formation of MEMS devices from CMOS interconnect and dielectric layers was first proposed by Parameswaran et al. in 1989 [41]. The concept was extended by Fedder et al. [62] through the application of dry Si etching. The advantage of CMOS-MEMS lies in the stability of the foundry CMOS
processes used to produce them and the electronic integration it affords. Much work has been done in the intervening period to increase the flexibility of the concept, develop additional processing techniques and demonstrate the capability of CMOS-MEMS in application areas such as magnetic imaging sensors [63], functionalized chemical sensors [49] and scanning micromirrors [43].

Post-CMOS MEMS processing begins after the completion of CMOS fabrication, which is typically performed by a semiconductor foundry such as JAZZ Semiconductor or Taiwan Semiconductor Manufacturing Company, Ltd. (a.k.a. TSMC). At the point that the chips begin post-CMOS processing, the passivation oxide/nitride is intact over most of the chip, with the exception of the bond pads, which have been opened for wirebonding. An image of a CMOS chip as received from JAZZ Semiconductor is shown in Figure 3.1 (a) and a schematic cross-section of a MEMS micromirror is shown in Figure 3.1 (b).

3.1.1 Backside Aluminum Deposition and Patterning

Aluminum is sputter deposited on the backside of the CMOS chips (see schematic cross-section in Figure 3.2) to act as an etch mask in the final backside release etch process of the process flow. The
quality of the surface finish of the Al is not important but the film must be free of pinholes and must not delaminate during the intervening processes or the backside Si would be attacked during the final release etch, which would weaken the chip structurally. The thickness of the Al layer is 100 nm and is deposited on a Perkin-Elmer 8L using the conditions given in Appendix C.1. The thickness was determined based on experience and the impact of this value on the final device performance has not been characterized.

**FIGURE 3.2** Schematic cross-section of a CMOS chip after backside Al deposition.

![Cross-section Diagram](image)

**FIGURE 3.3** Photograph of four CMOS chips mounted on a 75 mm diameter glass wafer and surrounded by Si tiles whose function is to move the edge discontinuity away from the CMOS edge and reduce edge bead formation during imaging resist coat. (b) Photograph of the imaging resist after spin coat.

![Photographs](image)
The CMOS are then mounted face down on a 75 mm diameter glass wafer using AZ4210 photore sist. Si tiles of thickness $\pm 5 \mu m$ of the CMOS chip thickness (i.e. $t_w +$ CMOS stack thickness) are arrayed around the CMOS to reduce edge bead formation during the spinning of AZ4210 imaging resist onto the backside of the CMOS (see Figure 3.3 (b)). Si tile fabrication is described in Appendix B.4. An edge bead still occurs with Si tiles so the chips should be arranged so the backside pattern is located towards the center of the CMOS chips. Without tiling the edge bead can reach the center of the CMOS chips. The width of the backside edge bead on the CMOS limits the minimum distance from the edge of the chip at which MEMS devices can be reliably fabricated when using backside processing, modulated by the depth of focus of the lithography equipment being used. The edge bead is less than 0.2 mm.

The Al is patterned by exposing the photoresist using direct write lithography (DWL), developing it using AZ developer and using it as an etch mask for a wet Al etch (see schematic cross-section in Figure 3.4). Following Al etch, the resist is stripped and the CMOS chips are removed from the glass carrier wafer and cleaned before being remounted on the glass carrier wafer for backside Si etching.
3.1.2 Backside ARDEM Si Processing

Backside Si etching thins the Si under the MEMS structures to enable incorporation of the Si substrate in the final device. In this step, the Si underneath the mirror pedestal and the actuators is etched to different thicknesses using Aspect Ratio Dependent Etch Modulation (ARDEM). The reader is referred to Chapter 4 for a detailed elaboration of this technique, its theoretic foundation and the analytic models that enable its application. It suffices to say here, that with ARDEM, a resist pattern with constant line width and varying space widths, correlated to the features on the frontside of the CMOS chip, is lithographically defined on the backside of the CMOS chip and used as an etch mask for a Bosch-type deep reactive ion etch (DRIE) process [64][65][66] whose etch rate varies locally, dependent on the space width [67][68]. High density regions of the ARDEM pattern with small pitches result in shallower depths than regions of the pattern with lower density and larger pitches.

The thickness of the imaging resist $t_{\text{res}}$ depends on the selectivity of the etch process to Si over resist

$$S_{\text{Si-res}} = \frac{ER_{\text{Si}}}{ER_{\text{res}}}.$$ \hspace{1cm} (3.1)

For a target etch depth in the anisotropic step of $D_{\text{Si,aniso}}$, the imaging resist thickness after resist hard-bake must meet the condition that

$$t_{\text{res}} > \frac{D_{\text{Si,aniso}}}{S_{\text{Si-res}}}.$$ \hspace{1cm} (3.2)

To accommodate process and cross-chip variations, the thickness should be increased compared to (3.2). The amount depends on the trade-off between imaging resolution, which decreases as $t_{\text{res}}$ increases, and the risk of resist breakthrough in the event of the process running at the bounds of the expected levels of variation.
For SOI-CMOS-MEMS mirror arrays on the millimeter scale, the pedestal length, $l_{\text{ped}} \approx 200 \, \mu\text{m}$ requires that Si is retained under the pedestal to prevent stress-induced bending of the pedestal in the finished device. The Si thickness under the pedestal $t_{\text{ped}, \text{Si}}$ is not optimized, but based on the work of Xie [43] $t_{\text{ped}, \text{Si}} > 25 \, \mu\text{m}$ is deemed sufficient to eliminate risk of bending.

**FIGURE 3.5** (a) Top down image of the backside of a CMOS chip after ARDEM resist patterning. (b) SEM image of the CMOS chip after backside Si etch.

DWL is used to expose the ARDEM pattern (see Figure 3.5 (a)) which is developed in AZ developer. In the ARDEM pattern image in Figure 3.5 (a) the dense pattern is an array of squares with a 20 $\mu\text{m}$ space and the sparse pattern has a space of 50 $\mu\text{m}$ width with a length at least 200 $\mu\text{m}$. The 75 mm glass wafer carrying the patterned CMOS chips is mounted on a resist coated 100 mm Si wafer using 150 $^\circ\text{C}$ Revalpha Nitto Denko heat release tape. The carrier wafer is prepared using the process flow in Appendix B.6. Tapes with lower release temperatures are available and may also be suitable for mounting the glass wafer on a Si carrier but this was not investigated. The most important aspect of the mounting process is a uniform, consistent and constant thermal contact of the glass carrier wafer with the Si carrier wafer throughout the etch process. If the thermal contact is poor initially, or degrades throughout the process, the surface temperature of the CMOS chips increases and $S_{\text{Si-res}}$
decreases; anisotropy of the process is lost which leads to breakthrough of the resist and loss of the ARDEM pattern; the Si etch rate accelerates, which leads to the breakthrough of the Si to the CMOS stack. This is a catastrophic and irrecoverable failure mode.

The Si is etched in a Surface Technology Systems Advanced Silicon Etch (STS-ASE) inductively coupled plasma (ICP) chamber using the etch process listed in Appendix C.2 to generate the backside topology shown in Figure 3.5 (b). The backside Si etch process consists of an endpointed anisotropic etch to reach a depth $D_{\text{Si,aniso}} = 230 \, \mu m$ (see schematic cross-section in Figure 3.6 (a)), a polymer removal step to expose the Si of the walls separating adjacent cells in the ARDEM pattern and an isotropic etch to remove the walls of the cells and smooth the bottom of the etch pit. Following backside Si etch the CMOS chips are demounted from the carrier wafer by heating the arrangement to 90 °C to soften the resist. The CMOS chips are cleaned to remove all organic residues from the front and back sides (see schematic cross-section in Figure 3.6 (b)).

**FIGURE 3.6** (a) Schematic cross-section of the CMOS chip after the anisotropic step of the backside Si etch process. (b) Schematic cross-section of the CMOS chip after backside Si processing.

3.1.3 Frontside Oxide Etch

The final process step performed on the CMOS chip by itself is the frontside oxide etch. The passivation and oxide dielectric above the metal layers are removed on a Plasmatherm 790 using the conditions given in Appendix C.3. An SEM image of a micromirror actuator after frontside oxide etch is...
shown in Figure 3.7 (a) and a schematic of the CMOS chip is shown in Figure 3.7 (b). The timing of the oxide etch is critical to the stability of the mechanical properties of the final device, increasingly so as higher levels of interconnect are used to define the mechanical structure. This is because the ion bombardment in the process is large enough to mill and chamfer the Al in the interconnect stack after the barrier metals are etched away. For example, with an optimized frontside oxide etch time, the thickness of the Al in the m3 layer is thinned by > 120 nm as shown in Figure 6.2.

3.2 SOI Processing

Double-sided polished (DSP) SOI wafers (see Figure 3.8) are used to form the mirror and post of SOI-CMOS-MEMS mirrors. The post is formed from the handle layer and the mirror is formed from the device layer. The buried oxide (BOX) serves as an etch stop for the post etch process. As described in Section 2.5.3, the minimum thickness of the handle layer $l_p$ given by (2.122) is defined by the linear dimension of the mirror, its range of motion and the $z$-displacement of the pedestal. For the mm-scale mirrors used to develop the SOI-CMOS-MEMS process the handle layer is 500 $\mu$m thick. The thickness of the BOX $t_{BOX}$ depends on the selectivity of the post etch process to Si over oxide.
(3.3) \[ S_{\text{Si-BOX}} = \frac{E_{R_{\text{Si}}}}{E_{R_{\text{BOX}}}} \]
during the overetch portion of the post etch (i.e. that time between the BOX first being exposed and the Si being completely removed), where \( E_{R_{\text{BOX}}} \) is the etch rate of the BOX. For the BOX to be a successful etch stop layer it must be thick enough that it is not etched through during the overetch.

**FIGURE 3.8** Cross-sectional schematic of a DSP SOI wafer used to fabricate the mirrors and posts of the SOI-CMOS-MEMS mirror arrays.

For a given etch process, if the minimum Si etch rate is \( E_{R_{\text{Si},\text{min}}} \) and the maximum Si etch rate is \( E_{R_{\text{Si},\text{max}}} \) over the etching area then \( E_{R_{\text{Si}}} \) can be defined as the median Si etch rate and the Si etch rate range is

\[ \Delta E_{R_{\text{Si}}} = E_{R_{\text{Si},\text{max}}} - E_{R_{\text{Si},\text{min}}} \]  

(3.4)

The condition for a successful BOX etch stop is

\[ t_{\text{BOX}} > \frac{l_{\text{p}}}{S_{\text{Si-BOX}}} \cdot \frac{\Delta E_{R_{\text{Si}}}}{E_{R_{\text{Si},\text{Si}}}} \left(1 - \frac{1}{4} \left( \frac{\Delta E_{R_{\text{Si}}}}{E_{R_{\text{Si},\text{Si}}}} \right)^2 \right)^{-1} \]  

(3.5)

which for most well-engineered etch processes is sufficiently approximated as

\[ t_{\text{BOX}} > \frac{l_{\text{p}}}{S_{\text{Si-BOX}}} \cdot \frac{\Delta E_{R_{\text{Si}}}}{E_{R_{\text{Si}}}} \]  

(3.6)
For the post etch process used in this research $t_{\text{BOX}} = 1 \, \mu\text{m}$. The minimum thickness of the device layer is determined by the mechanical modes of the mirror in comparison to the expected operating conditions of the device, the ability of the device layer to survive the fabrication process, the impact of reflective coating stress on mirror curvature and it is constrained on the upper end by the desired $FF$. For $FF = 95\%$ and mm-scale mirrors, $t_m = 25 \, \mu\text{m}$.

### 3.2.1 Mirror and Post Patterning

Al is used to form the mirror surface and the base of the post. The Al is sputter deposited on both sides of the wafer (see Figure 3.9 (a)) with a Perkin-Elmer 8L using the process conditions given in Appendix C.1. The Al is 100 nm thick on both sides. This thickness of Al film does not have holes that could lead to undesirable Si etching at other stages of the process. The impact of Al thickness and stress on the curvature of the mirrors has not been characterized and is an area that should be investigated further. The surface finish of the mirror is critical to its reflectance and hence substrate cleaning and inspection must be done with care prior to Al deposition.

Following Al deposition, the mirror and post patterns are formed on the device and handle sides of the SOI wafer, respectively through contact lithography and wet Al etch (see Figure 3.9 (b)). The two sides are patterned separately. The side not being patterned is coated with a protective layer of resist to prevent scratching of the Al surfaces. After the second wet Al etch, the wafer is scribed on the mirror cross-section relative dimensions are for indication only.
side to a depth of $t_m + 5 \mu m$ to define individual mirror die and then blocks of mirror die are diced from the wafer (the block size has tended to be driven by handling concerns i.e. large enough to handle easily, but small enough to prevent breakage - 10 to 20 mm on a side has proved manageable) (see Figure 3.10). The scribe must be deep enough to penetrate below the BOX on the device side so the mirror die are singulated during the post Si etch.

**FIGURE 3.10** Plan view photographs of (a) the scribed mirror/device side of the SOI wafer and (b) the post/handle side of the SOI wafer for an array of mm-scale mirrors.

The ARDEM concept is used for the post etch so the pattern is more complex than simply small Al islands in a large field. ARDEM in the context of the post etch is used primarily to improve etch rate uniformity so that thinner BOX layers can be used and the models of Chapter 4 are relevant in this respect, however ARDE also modulates lateral etching, bowing and notching. These ARDE effects have not been fully characterized in terms of mask geometry and feature depths and the critical AR ranges are derived empirically. Post etch ARDEM is illustrated and described in greater detail in the following section.

### 3.2.2 Post Profile Control by ARDEM

ARDE has been shown to impact other characteristics of the etch process as well as etch rate. Control of notching [69][70] and trenching [63] have been demonstrated using sacrificial patterns that
locally vary the AR of an etching structure and this property is used in post etching. The post ARDEM pattern consists of concentric rings (see Figure 3.11 (a)) with equal characteristic dimensions \( d \) (see Section 4.3.5) encircling the posts to improve etch uniformity. When the concentric circles begin to merge the radial symmetry breaks down and more complex patterns are needed to fill the space. Based on observation of etch rate dependence on shape, acute angles are avoided. The limits of pattern dependence of ARDE has not been thoroughly explored and could be a useful research area if the prohibition on acute angles proves too limiting. The irregular ARDEM features are designed to maintain the characteristic dimension of the rest of the pattern and to maintain symmetry when replicated in a regular array. The automatic generation of features of equal characteristic dimension to fill an arbitrary space is a problem that has not been explored, but if ARDEM were to be used extensively for irregular layouts such an investigation would be invaluable.

FIGURE 3.11 (a) Photograph of the detail of the ARDEM and post pattern on the SOI wafer for a mm-scale mirror. (b) Schematic layout of a post.

Preliminary post etch tests were done using different ARs around the posts to identify process trends. The inner ring around the post typically defines \( d \) for the rest of the chip but for these tests a single set of outer rings was used for all posts and only the geometry of the post and the radius of the
innermost ring was adjusted to vary the AR seen by the post. The 2-D post layout comprises two structures: a ring and a cross as shown in Figure 3.11 (b). The ring post reduces post mass compared to a solid post, while the cross structure enhances mechanical stiffness faster than it adds mass for the same effective width $w_p$. The post geometry is characterized by the inner and outer radii of the ring $r_{p,i}$ and $r_{p,o}$, respectively and the width $w_{p,c}$ and length $l_{p,c}$ of the arms of the cross.

500 $\mu$m handle thickness SOI wafers were used for the tests. The post chips were mounted on a resist coated 100 mm diameter Si carrier wafer using 150 °C Revalpha Nitto Denko heat release tape. The carrier wafer preparation is critical because it must withstand ~7 hrs of etching and is done using the process flow in Appendix B.7. The Si was etched on a STS-ASE chamber using the process conditions given in Appendix C.2. Due to ARDP which leads to an increase in lateral etching of the structures as the depth increases, the passivation cycle time is increased and the etch cycle time is decreased as the depth of the etch increases. Without passivation ramping, no posts survived the etch process.

Similar to backside ARDEM, the anisotropic process is followed by a polymer removal and a short isotropic etch. It was found that an extreme variation in etch rate, likely due to microloading variation, occurred at the edge of the etching post chips that resulted in BOX breakthrough as shown in Figure 3.12 (a). By arraying 1 mm thick tiles of Si around the etching chips, as shown in Figure 3.12 (b), to act as ballast for the reactive F in the plasma, BOX breakthrough is prevented (see Figure 3.12 (c)). Fabrication of Si etch ballast tiles is described in Appendix B.5.
The first test was run with a constant radius of 130 µm for the innermost ring but varying post width and shape. Based on the results of this test, a second test was done in which a smaller range of post widths and varying innermost ring radius was used. The full results of the two tests are shown in Appendix E, but a sample of etched post images are shown in Figure 3.13 that demonstrate the important trends. As AR increases the tapering of the sidewalls at large etch depths increases resulting in a wider base of the ARDEM pattern that takes longer to remove in the isotropic process. As AR decreases, the notching and sidewall attack increases to the point that the entire post is etched away (nb. the post for $AR = 6.3$ did not survive). It appears there is a small process window between being unable to remove the ARDEM pattern and maintaining intact posts.

![SEM images of etched posts with $r_{p,i} = 20 \, \mu m$ and $r_{p,o} = 40 \, \mu m$ showing the variation in post profile for different AR: (a) 13, (b) 10, (c) 8.3, (d) 7.1.](image)

Based on the preliminary tests, the mm-scale mirrors are fabricated with three types of post with a cross shape as shown in Figure 3.14 (a) to (c). The post chips are etched as described above for the preliminary tests. Following post etch, the chips are cleaned in an O$_2$ plasma to remove all etch polymers and the BOX is removed in buffered hydrofluoric acid (BHF). The completed mirror chip is shown schematically in Figure 3.14 (d) and in a SEM image in Figure 3.14 (e).
3.3 SOI-CMOS-MEMS Processing

This section describes the process steps in which the CMOS-MEMS die and the SOI mirror die are bonded together and etched to release all the mechanical structures. During this part of the processing a catastrophic electrical failure was discovered in which the TiW barrier metals and W vias are etched away. This effect has its origin in the heating of the structures during the release etch processes. The investigation of this phenomena is described in detail in Chapter 5. The released structures reach very high temperatures (as high as 350 °C) which dramatically changes the selectivity of the process to TiW barrier metal and W vias, leading to their attack. The release processes described in this section reflect the learning gained from the investigation of etch heating, but otherwise the phenomenon is not discussed further until Chapter 5.
3.3.1 Flip-Chip Bonding

A Laurier M9-A device bonder is used to bond the CMOS-MEMS and the SOI mirror chips. The adhesive is a two-part epoxy system called EPO-TEK 377 [71]. This epoxy was chosen for its operating temperature of 200 °C, its 98% solid content indicating very little solvent to evaporate and contaminate the bonder, its low shrinkage (2%), which minimizes stress during curing, its very low viscosity (< 300 cPs), which makes it easy to dispense and its 24 hour pot life, which allows it to be mixed and used over a day's work in the lab. The curing time for the epoxy is 1 hr at 150 °C but the supplier indicated that the curing time for a two part epoxy is also dependent on the volume, so for the sub-nL quantities being used the cure time on the bonder was increased to 60 min at 160 °C followed by an overnight cure at 150 °C. This process is sufficient to bond mm-scale mirrors however optimization of the curing schedule has not been investigated.

FIGURE 3.15 (a) Cross-sectional schematic of a vacuum diffuser plate. (b) Vacuum diffuser plate, frontside with mirror chip. (c) Vacuum diffuser plate, backside.

The bonder has lower and upper chucks and each half of the bonded chip is held on the chucks by vacuum during the bonding process. Because flatness and coplanarity of the two pieces is critical to bonding success flexing of either chip must be avoided. Custom vacuum diffuser plates were fabricated that hold down the chips only on their rigid surface or provide a symmetric stress pattern that
prevents flexing at the bond sites. The diffusers are fabricated from 100 mm diameter, 220 \( \mu m \) thick DSP Si wafers with double sided lithography and etching. The detailed diffuser process flow is given in Appendix B.2. A cross-sectional schematic of a vacuum diffuser plate is shown in Figure 3.15 (a) and photographs of the front and back of a diffuser are shown in Figure 3.15 (b) and (c).

The epoxy is prepared according to Appendix B.3 and dispensed to a dip tray using a 1 mL syringe with a 26 gauge needle. The dip tray is formed from a 100 mm diameter, 500 mm thick Si wafer using the flow given in Appendix B.1 and is shown in schematic and photograph in Figure 3.16. The surface of the dip tray is coated with Al to facilitate wetting of the dip tray by the epoxy. For other adhesive materials different wetting enhancing coatings may be needed.

Due to limitations in device bonder vacuum control, the posts are dipped into the epoxy under manual control. For mm-scale mirrors, the wall of the mirror chip is removed at the end of the process and is not dipped into the epoxy. The base of the wall is the only surface that makes mechanical contact with the dip tray and hence the dipping force is concentrated on it. Manual control of the z-motion of the bonder lower chuck is used to bring the dip tray up to the mirror chip until a contact force is observed (~100 g). The dipping force is increased slowly up to 500 g and held for 10 s, This time is arbitrary but proved to be successful so no further investigation was done. After dipping, the lower
Chapter 3  SOI-CMOS-MEMS Fabrication

The dip tray is removed from the lower chuck and replaced with the CMOS diffuser plate and a CMOS-MEMS chip (see Figure 3.18). The SOI mirror chip and the CMOS-MEMS chip are aligned and co-planarity of the two chips is achieved using the pitch and roll adjustment capability of the device bonder. The CMOS-MEMS chip on the lower chuck is moved up to contact the SOI mirror chip with a contact force of 200 g. The temperature of the upper and lower chucks is raised to 160 °C and held for 1 hr. The vacuum is released on the SOI mirror chip and the lower chuck is homed. The now-bonded SOI-CMOS-MEMS chip shown in Figure 3.19 is placed in a 150 °C oven for 12 hrs (i.e. overnight) for the epoxy to finish curing.

FIGURE 3.18 (a) Photograph of CMOS-MEMS chip and diffuser plate. (b) Photograph of the mixed camera image of the dipped SOI post overlaid with the CMOS-MEMS mirror pedestal.
3.3.2 Backside CMOS-MEMS Release

The SOI-CMOS-MEMS mirror array is released in two stages. First, the continuous Si plate on the underside of the CMOS is removed and then the mirrors are released. The separate backside and front-side plasma release etch process is an innovation of this research. The SOI-CMOS-MEMS chip is mounted mirror side down on a blank Si wafer using 120 °C Revalpa Nitto Denko heat release tape. Again, good thermal contact is essential or loss of Si anisotropy will occur and selectivity to barrier metals and W vias will decrease leading to electrical open circuits. 120 °C heat release tape is used because of the three options available from the CMU Nanofabrication facility (90 °C, 120 °C, 150 °C) it has the lowest residual adhesiveness after heat release. A blank Si wafer is used as a carrier to act as ballast for the F neutrals in the plasma which reduces the Si etch rate and further protects the chip from etch heating effects. As a final precaution, the etch process given in Appendix C.2 is modified by
reducing the platen power in the anisotropic etch step from 12 W to 6 W which reduces ion bombardment and the etch heating caused by it.

The endpoint of the backside release etch process is done manually and the total time is dependent on the thickness of the Si plate defined by the backside ARDEM process described in Section 3.1.2. Over etch should be minimized to protect the poly heaters and to reduce the impact of etch heating induced barrier metal attack. The CMOS-MEMS actuators are fully released in this step and curl under the action of residual stress in the CMOS stack (see Figure 3.20 (a)). A cross-sectional schematic of the SOI-CMOS-MEMS chip at this stage is shown in Figure 3.20 (b). This curling and the barrier metal attack that accelerates after the actuator is released are thought to be the main causes of coplanarity excursions of mirrors in the array observed after mirror release etch shown in Section 3.3.3.

---

**FIGURE 3.20** SEM of the backside of CMOS-MEMS actuator after backside release etch. (b) Cross-sectional schematic of the SOI-CMOS-MEMS chip after backside CMOS-MEMS release etch.

(a) Si plate retained under the mirror pedestal

(b) Cross-section relative dimensions are for indication only

CMOS interconnect **blue**

poly **green**

Si **gray**

oxide **orange**

epoxy **red**

Al **cyan**
3.3.3 **Frontside Mirror Release**

Following the backside CMOS-MEMS release etch the SOI-CMOS-MEMS chip is demounted from its carrier and remounted on the same Si carrier wafer using heat release tape so the mirror side is exposed to the plasma. The chip is etched using the process in Appendix C.2 to a depth of ~20 µm, at which point, the platen power is reduced to 6 W and the process sequence is changed so that after every 2 passivation/etch cycles the plasma is shut off and the chamber is pumped out. In this way, anisotropy of the Si etch is maintained and the attack of barrier metals and W vias is reduced enough that the electrical functionality of the chip is preserved.

**FIGURE 3.21** (a) SEM of a released SOI-CMOS-MEMS mm-scale mirror array. (b) Close-up SEM of a single SOI-CMOS-MEMS mirror. (c) Schematic cross-section of a SOI-CMOS-MEMS mirror after release etch.

An image of a released SOI-CMOS-MEMS chip is shown in Figure 3.21 (a), a close-up of a single mirror is shown in Figure 3.21 (b) and a cross-sectional schematic is shown in Figure 3.21 (c). The issue of loss of coplanarity among array elements is visible in Figure 3.21 (a) where the upper-left ele-
ment of the array has a significant difference in rest angle from the rest of the members of the array. The cause of this is thought to be barrier metal attack in the actuator beams caused by etch heating. The actuator beams are multimorphs of oxide, Al and TiW for the JAZZ Semiconductor technology. Equation (2.112) states that the curvature of a multimorph is inversely proportional to its flexural rigidity \((E I)_{\text{eff},y}\). As the barrier metals are etched away in the release etch \((E I)_{\text{eff},y}\) decreases but the main sources of the residual stress difference, oxide and Al, remain constant, so the curvature increases. The etch heating power is input to the structure where Si is etching at the pedestal and mirror and where ion bombardment is greatest at the mirror surface. The temperature gradient from the power source to the thermal ground leads to the inner actuator being hotter than the outer actuator. The barrier metals of the inner actuator are etched more rapidly as it is hotter so its curvature increases faster than the outer actuator, breaking the symmetry of the folded structure and inducing a mirror rest angle.

The image of a single mirror in Figure 3.21 (b) illustrates an important point for post geometry design and bonding performance. The image of the post tips with epoxy on them in Figure 3.17 show a large quantity of epoxy is picked up during dipping and the quantity depends on the length of the cross arms \(l_{p,c}\). Figure 3.21 (b) shows the epoxy is not only collected at the tip but is also wicked up the sidewall of the post to a height of \(\sim 100 \mu\text{m}\) and some of the polymer wicks back down onto the pedestal during bonding. The process of polymer collection and delivery to the pedestal is important to the strength and quality of the bond. The control of polymer wicking and delivery using post geometry has not been characterized but it could prove to be a beneficial avenue of research for optimizing device robustness.

### 3.3.4 Device Packaging

SOI-CMOS-MEMS chips can be mounted directly on a dual inline package (DIP) (ex. Figure 3.22 (a)) using an adhesive such as Ag paste, provided the range of motion in the \(z\)-direction does not exceed the chip thickness \(t_w\) as described in Section 2.5.3. If the condition in Section 2.123 is
not met a carrier chip can be used as shown in Figure 3.22 (b) and (c). The carrier chip has a recessed pocket that allows the mirror pedestals a greater range of z-motion than the thickness of the chip alone. The fabrication, design and use of the carrier chip is described in detail in [72].

FIGURE 3.22 (a) Photograph of a SOI-CMOS-MEMS chip mounted directly in a DIP. (b) SOI-CMOS-MEMS chip bonded into a carrier chip that is mounted directly in a DIP. (c) Cross-sectional schematic of an SOI-CMOS-MEMS chip in a carrier chip.

3.4 Fabrication Technology Scaling

A goal of the research documented in this dissertation was to develop a scalable fabrication platform that could be used to produce micromirror arrays at a range of scales to span the application space from large scanning mirrors to SLMs. Actuators for mirror arrays on pitches of 500 µm, 100 µm and 50 µm were designed and fabricated through the foundry CMOS process. Mirror/post chips, dip trays
and diffuser plates were designed and put through the fabrication sequences detailed in this chapter. The posts on the 50 µm pitch mirror/post chips do not survive post etch. The posts on the 100 µm pitch mirror/post chips do not survive BHF oxide removal. The mirrors on the 500 µm pitch devices do not survive flip-chip bonding. This sub-section describes and discusses the cause of the scaling failures and offers suggestions for future process development to overcome these issues. The SOI wafer used for the process scaling research has a 150 µm handle layer, a 0.5 µm BOX and a 5 µm device layer. Due to the CD bias of the post patterning process the width of the ARDEM line is 5 µm.

**FIGURE 3.23**  (a) SEM image of a 50 µm pitch mirror actuator with a \( w_{ped} = 20 \mu m \). (b) Photograph of ARDEM pattern for the post of the 50 µm pitch mirror. (c) SEM image of posts broken during etch by an electrostatic pull-in failure mode. (d) 50 µm post array processed by varying etch:passivation ratio throughout the etch process.

### 3.4.1 50 µm Pitch Post Etch Fabrication

The actuator of the 50 µm pitch mirror is shown in Figure 3.23 (a). The mirror pedestal of this design is 24 µm wide and \( w_{p} = 15 \mu m \) to fit the post and epoxy on the pedestal. The post ARDEM pattern is shown in Figure 3.23 (b). The post is sized at 20 µm to account for the lateral shrinkage that
occurs during the isotropic part of the post etch process. The observed failure mode is breakage of the posts at the interface with the SOI. The failure occurs before the ARDEM pattern is removed.

The etch process was stopped at various points close to the endpoint of the anisotropic step when the Si breaks through to the BOX. The occurrence of broken posts began only after breakthrough and increases during the overetch. Broken posts come in two flavors: distributed on top of the ARDEM pattern, or stuck to the ARDEM pattern inside their respective holes as shown in Figure 3.23 (c). Those that lie on top of the ARDEM pattern are almost perfect cylinders indicating notching is not the mechanism by which the posts are detaching from the substrate. The most likely explanation is that when the Si breaks through the posts become electrically isolated and charge to a different potential than the ARDEM pattern. When the potential difference reaches a critical point, based on the width of the post and the strength of the Si, the post breaks free of the substrate and pulls in to the ARDEM pattern. Complex dynamics and random processes likely cause some of the posts to lift out of the holes where they pull in to the ARDEM pattern. The post yield at the end of the standard process is <5%.

To test the theory that the broken posts are caused by the presence of the ARDEM pattern at the moment the Si breaks through, a modified process concept was applied in which the etch:passivation ratio in the anisotropic step is varied to laterally erode the ARDEM pattern as the etch proceeds vertically. This concept works as shown in Figure 3.23 (d) but the process window is very small and the chip yield for a single etch run is ~20%. The observed failure mode is notching related erosion of the post at the interface with the BOX leading to pillar collapse.

### 3.4.2 100 μm Pitch Post Etch Fabrication

A type E, 1-D actuator with a 100 μm pitch design is shown in Figure 3.24 (a). The ARDEM pattern in Figure 3.24 (b) is more complicated than the 50 μm design. The pedestal is 25 μm wide and the post is 20 μm wide. The posts of the 100 μm mirror pitch designs fail in the same way as the posts of the 50 μm designs using the standard process (see Figure 3.24 (b)). Changing the etch:passivation ratio
throughout the process led to a higher post yield (see Figure 3.24 (c)) and the process window appears to be larger than at smaller pitches. It is speculated that feature size pushes the lateral ARDE and ARDP phenomena into a wider region of the process space between lateral etching and the ion deflection that leads to notching. The tendency toward notching is observed near the interface of the post Si and the BOX. Detailed experimental investigation of lateral ARDE, ARDP and the coupling with notching is needed to properly design ARDEM features using a two level structure (i.e. post or BOX).

**FIGURE 3.24** (a) SEM image of a 100 µm pitch 1-D mirror actuator with a 35 µm wide pedestal. (b) Photograph of the ARDEM pattern for the post of the 100 µm pitch mirror. (c) SEM image of a post broken off during etch due to an electrostatic pull-in failure mode. (d) SEM image of a post array after etch with a variable etch:passivation ratio.

---

### 3.4.3 500 µm Pitch Post Etch Fabrication

Figure 3.25 (a) shows a type E, 3-D actuator for 500 µm pitch devices. The pedestal is 175 µm wide and the posts are designed to be 45 µm wide after etch. The ARDEM pattern is a set of concentric rings (see Figure 3.25 (b)) similar to the ARDEM pattern for the mm-scale mirrors shown in Figure 3.11. The standard etch process is used to etch the posts shown in Figure 3.25 (b).
3.4.4 BHF BOX Removal

The posts of the 50 μm and 100 μm pitch devices do not survive BHF etch (see Figure 3.26). It appears the separation of the posts coupled with the size of the posts’ contact with the BOX makes them too weak to withstand the surface tension forces generated by the BHF and the rinsing process. The 500 μm pitch devices do survive the process.

3.4.5 Device Bonding

The 500 μm pitch devices do not survive the SOI-CMOS-MEMS bonding process (see Figure 3.27 (a)). After the preliminary cure of the bonding process the 5 mm thick Si membrane on which the mirrors are formed is bonded to the vacuum diffuser plate and separates from the mirror chip during removal of the SOI-CMOS-MEMS from the device bonder. The reason for this is a change in the SOI-CMOS-MEMS chip concept to include integrated encapsulation of the actuators and mirrors...
to prevent fouling. The device concept is shown in cross-sectional schematic in Figure 3.27 (b). The major difference compared to the SOI-CMOS-MEMS bonding concept in Section 3.3.1 is that the wall of the mirror chip is dipped into the epoxy so it is also bonded to the CMOS-MEMS chip. The effect causing the failure is the wicking of epoxy up the side of the wall and capillary action which pulls the epoxy into the gap between the mirror and the vacuum diffuser plate. This problem can be fixed by returning to a non-integrated wall concept; however, this is a project for a future researcher.

FIGURE 3.27  (a) Photograph of broken SOI mirror membrane and SOI wall adhered to CMOS chip.  (b) Modification of the epoxy dip tray to dip both the posts and the wall of the SOI mirror/post chip.  (c) Integrated wall device concept to enable actuator and mirror encapsulation.
3.4.6 Addressing Post Scaling Issues

The post concept for mm-scale mirrors is that the post will have a uniform transverse cross-section along its length. This concept does not scale as described above for two reasons: 1. as the post density increases, the process window between electrostatic pull-in at Si breakthrough and notching decreases to the point that the post yield becomes zero, 2. the surface tension effects during wet BOX removal break the posts off their BOX plinths.

The issue of the post process window can be addressed by using ARDEM to create a two level post as shown schematically in Figure 3.28. The idea is that the transverse cross-section of the post at the interface between the Si and the BOX would be much wider than the free end of the post that bonds to the mirror. The minimum dimension of the pedestal would not be adversely impacted, but the post would be more robust to the notching effect. The surface tension issue destroying the posts can be addressed by moving from a wet process to a vapor phase HF etch. This would provide the additional advantage of eliminating the necessity to protect the Al surface of the mirrors during BOX removal.

FIGURE 3.28 Schematic cross-section of a single mirror with a two level post design and etch concept.

3.5 Fabrication Summary

The SOI-CMOS-MEMS fabrication technology described in this chapter has sufficient process window for producing mm-scale mirror arrays and provides compatibility with a chip mounting process that extends the range of motion of the mirrors. The process window of the post etch decreases as...
the scale of the mirror decreases and surface tension issues manifest as the mirror pitch decreases. A post design solution has been suggested to widen the process window of the post etch, but it is necessary to move to a vapor phase BOX removal to eliminate surface tension driven post breakage. The epoxy dipping bonding process has proved to be incompatible with an integrated mirror encapsulation concept and to explore this possibility further requires a new adhesive delivery method or a new bonding approach.
“It is by going into the abyss that we recover the treasures of life.”

- Joseph Campbell

Aspect ratio dependent etching (ARDE) is an unavoidable fact of life for those applying plasma etch in a fabrication technology. It was first noted by Chin et al. [67] in the etching of submicron Si trenches but has also been observed in the etching of other materials, such as oxide [73] and is typically considered an undesirable effect. It encompasses the decrease in vertical etch rate with increasing aspect ratio \( (AR) \) as well as lateral etching and profile effects such as sidewall bowing [67].

It took MEMS researchers to appreciate the benefits the phenomena could bring to a fabricator’s tool kit. Kiihamaki et al. [74] demonstrated how ARDE could be used to control depth uniformity and profile across large areas by sub-dividing it into smaller areas that etched at similar rates. Chou and Najafi [75] fabricated curved electrodes by tailoring the mask opening to accentuate ARDE. Both process concepts are exploited in the fabrication of SOI-CMOS-MEMS micromirror arrays. The use of ARDE to control sidewall profiles has also been demonstrated in the literature [69] and is applied here.

Previously, investigators such as Kiihamaki et al. [74] and Chou and Najafi [75] reported their results phenomenologically without detailing the theoretical models by which they generated the masks that were used to exploit ARDE, while researchers, such as Hill et al. [76] modeled microloading and spatial variation in etch rate without including ARDE. This work contributes a detailed exploration of the physical processes driving ARDE phenomena and includes the effect in a model of etch
depth variation across a wafer. In this regard, it advances the application of ARDE in the production of process outcomes that were hitherto impractical to achieve by other means. By accepting the inevitability of the many sources of etch rate variation, its application has become integral to the success of SOI-CMOS-MEMS and its image as an enabling characteristic in MEMS fabrication is reinforced.

This chapter explores the physical mechanism of ARDE for vertical etch rate variation and its inclusion in a framework for a unified model of etch depth variation that comprises spatial variation and pattern-based effects. Lateral ARDE and other effects like bowing and notching have not been modeled, but some preliminary data on their AR dependence are presented. The validity of the theory of ARDE presented in the literature is first established and the theory is then expanded to provide analytic expressions for etch depth given a designed feature width. The name coined for the process control techniques based on the etch depth model is Aspect Ratio Dependent Etch Modulation (ARDEM).

### 4.1 The Coburn-Winters Model of ARDE

Coburn and Winters [68] postulated a model for ARDE (henceforth, CW model) based on vacuum conductance considerations that related the ratio of the etch rate at the bottom of a structure of depth $D$ and characteristic etch depth $d$, $ER_{Si}(AR = D/d)$, and the etch rate at the top of the structure $ER_{Si}(0)$ to the ratio of the respective etchant fluxes at these surfaces, $\Gamma(D/d)$ and $\Gamma(0)$. Coburn and Winters surmised that these fluxes would depend on the probability $K$ that a particle passing through the orifice of a structure will reach the bottom of the structure and the probability $S$ that the particle would react with the exposed Si when it reaches the bottom of the structure. They expressed this mathematically as

$$\frac{ER_{Si}(AR = D/d)}{ER_{Si}(0)} = \frac{\Gamma(AR = D/d)}{\Gamma(0)} = \left[1 + S\left(\frac{1}{K} - 1\right)\right]^{-1}, \quad (4.1)$$

which allows $ER_{Si}(AR = D/d)$ to be expressed as

...
Several investigators have explored independently the effects of pattern shape \cite{77,78}, density \cite{79} and AR \cite{73,80} on feature etch rate, but the CW model shows these effects must be combined to form a complete etch model. In the following sections, the validity of this model is considered for the Bosch-type process \cite{64} given in Appendix C.2, expressions for $ER_{Si}(0)$ and $K$ are developed and a value for $S$ is determined experimentally.

4.1.1 Rangelow’s Criteria for the Validity of Coburn-Winters Model

Rangelow \cite{81} identified several conditions for the validity of the CW model: 1. The etch rate as a function of aspect ratio $ER_{Si}(AR)$ must depend on surface reaction of neutrals, 2. $ER_{Si}(AR)$ must not depend on ion flux, 3. sidewall etching is negligible and 4. neutral reflection from sidewalls is diffuse.

To determine if these conditions are met for the process described here, the etching kinetics, molecular transport mechanism and the relation between the passivation step and the final etch depth must be quantified. This sub-section analyzes these issues and assesses whether Rangelow's criteria are met.

The nature of the process under consideration must be appreciated to assess whether it meets Rangelow’s criteria. The time-multiplexed, Bosch-type anisotropic etch process cycle in Appendix C.2 is illustrated in Figure 4.1 and consists of a passivation step of duration $\tau_p$ and an etch step of duration $\tau_e$. During the passivation step, a carbon-based inhibitor film is deposited conformally on the surface of the wafer (Figure 4.1 (a)). Before Si begins etching in the etch step, the inhibitor film is removed from horizontal surfaces \cite{82} in time $\tau_{ep}$ (Figure 4.1 (b)). The duration of Si etching $\tau_{eSi}$ (Figure 4.1 (c)) is the etch step time $\tau_e$ minus the time required to remove the inhibitor $\tau_{ep}$ (i.e. $\tau_e = \tau_{ep} + \tau_{eSi}$). The depth of Si etched in time $\tau_{eSi}$ is $D_s$. So, there are three possible contributors to an observed change in the rate of hole depth increase: aspect ratio dependent passivation (ARDP), aspect ratio dependent passivation etch and aspect ratio dependent Si etch.

$$ER_{Si}(AR = D/d) = ER_{Si}(0)\left[1 + S\left(\frac{1}{K} - 1\right)\right]^{-1}.$$ (4.2)
The total Si etch time, \( \tau = \sum \tau_{\text{Si}} \), where \( N \) is the total number of cycles. The total etch depth, \( D = \sum D_s \). The summations are done from the second cycle in the process because the first cycle does not etch Si. This is most likely due to etching of the native oxide and a lower DC bias in the first cycle (see Figure 4.2). The reader should note that the total Si etch time is not the same as the total process time, which is \( N(\tau_p + \tau_e) \).

**FIGURE 4.1** Conceptual schematic cross-sections of a circular hole of diameter \( d \) in a time-multiplexed Bosch-type etch process. (a) Conformal inhibitor polymer coating following passivation cycle of duration \( \tau_p \). (b) Inhibitor polymer removed from all horizontal surfaces after time \( \tau_{\text{ep}} \) of etch cycle. (c) Isotropic Si etch for time \( \tau_{\text{Si}} \) resulting in a depth step \( D_s(\tau_{\text{Si}}) \).

**FIGURE 4.2** Graph of DC bias \( V_b \) measured on an STS-ASE ICP for the first six cycles of an anisotropic etch process illustrating the distinct difference in \( V_b \) for the first cycle of the process.

Adherence to Rangelow’s 1st and 2nd criteria can be established using Langmuir kinetics to describe the process, which is an established theory for etch processes [97]. Given only F neutral adsorption, thermal product desorption and ion induced product desorption, the Si etch rate is
where \( c_{Si} \) and \( c'_{Si} \) are the atomic Si volume and area densities, respectively, in mol\( \cdot \)m\(^{-3} \) and mol\( \cdot \)m\(^{-2} \), \( c_{F^+} \) is the F ion density at the sheath edge in mol\( \cdot \)m\(^{-3} \), \( c_F \) is the neutral F density at the etching surface in mol\( \cdot \)m\(^{-3} \), \( K'_d \) is the first-order desorption rate constant in s\(^{-1} \), \( K''_i \) is the second order ion-induced desorption rate constant in m\(^3\)mol\(^{-1}\)s\(^{-1} \), \( K''_a \) is the second order adsorption rate constant in m\(^3\)mol\(^{-1}\)s\(^{-1} \) and \( Y_i \) is the product species yield per incident F\(^+\). The factor of 4 in the adsorption term in (4.3) reflects the assumption that SiF\(_4\) is the only product species in the reaction. For the purposes of this analysis, this is an acceptable simplification given the accepted range of 70% to 95% of SiF\(_4\) in the product flux [83].

The ionic-desorption limiting case of (4.3) is

\[
ER_{Si}(Y_i K''_i c_{F^+} \gg K'_d) \approx ER_{Si,\infty} = \frac{c'_{Si}}{c_{Si}} \cdot \frac{K''_a c_F}{4}.
\]  (4.4)

The neutral-flux limiting case of (4.3) is

\[
ER_{Si}(Y_i K''_i c_{F^+} \ll K'_d) \approx ER_{Si,0} = \frac{c'_{Si}}{c_{Si}} \cdot \frac{K'_d K''_a c_F}{K''_a c_F + 4 K'_d}.
\]  (4.5)

The ratio of (4.4) and (4.5) is

\[
\chi = \frac{E_{Si,\infty}}{E_{Si,0}} = 1 + \frac{K''_a c_F}{4 K'_d}.
\]  (4.6)

The experimental determination of \( \chi \) is described in Section 4.4.3 and is used to determine whether the reaction is limited by product desorption or F adsorption through the relation

\[
K'_d = \frac{1}{4(\chi - 1)} K''_a c_F.
\]  (4.7)
Adherence to the 3rd and 4th criteria is assessed by reviewing the cross-sectional profiles of holes etched in Si. If sidewall etching is significant the sidewalls would not be vertical as lateral etching would occur at a finite rate compared to vertical etching. By a similar argument, if neutral reflection is not diffuse, neutrals would be reflected in preferential directions and higher etch rates would be observed in these directions, if the process is neutral-flux limited. Cross-sections of etched holes are presented in Section 4.4 for the assessment of these criteria.

### 4.1.2 Molecular Flow Regime of the Etch Process

The molecular transport regime for the etch process depends on the Knudsen number $K_n$ (mean free path $\lambda$ / characteristic dimension $d$) for the participating molecular species. Assuming the plasma in the etching feature is predominantly a mixture of neutral F and SF$_6$ [84], the mean free path of F is

\[
\lambda_F = \frac{k_B T}{\pi p} \left[ \sqrt{2} x_F \delta_F^2 + x_{SF_6} \delta_{SF_6}^2 \frac{(\delta_F + \delta_{SF_6})^2}{4} \left( 1 + \frac{m_{SF_6}}{m_F} \right)^{0.5} \right]^{-1}
\]  

(4.8)

where $T$ is the plasma temperature in K, $p$ is the pressure in Pa, $x_F$ and $x_{SF_6}$ are the F and SF$_6$ mole fractions, respectively, $\delta_F$ and $\delta_{SF_6}$ are the molecular diameters of F and SF$_6$ in m, respectively, $m_F$ and $m_{SF_6}$ are the molecular masses of F and SF$_6$ in kg, respectively and $k_B$ is Boltzmann's constant [85]. An analogous expression exists for the mean free path of SF$_6$.

Typical values of $x_F = 0.05$ have been reported for inductively coupled SF$_6$ plasmas under these conditions [84]. The plasma temperature is estimated to be $T = 350$ K based on analyses from Piejak et al [86]. From the literature $\delta_F = 0.10$ nm [87] and $\delta_{SF_6} = 0.55$ nm [88], so (4.8) evaluates to $1.6$ mm for F for the anisotropic process given in Appendix C.2. The analogous expression for SF$_6$ yields a mean free path of $1.5$ mm. Etched MEMS features and most of the structures in this study have characteristic lengths under these values and are in the free molecular flow regime (i.e. $K_n > 1$). In this regime, expressions for $K$ have been provided by Dushman [85] and Clausing [89] and are
detailed in Section 4.1.3 and Section 4.1.4, respectively. Larger openings are in the transition region (i.e. \(0.01 < K_n < 1\)) so an error is expected when using Dushman’s or Clausing’s expression for \(K\).

### 4.1.3 Dushman’s Vacuum Conductance Factor

Dushman [85] derived an approximation \(K_D\) to the correction factor for the vacuum conductance of a tube (see Figure 4.4) from the ratio of the conductance of an orifice of area \(A_o\) and perimeter \(H_o\) to the conductance of a tube aligned along the \(z\)-axis with transverse cross-sectional area \(A(z)\) and perimeter \(H(z)\), such that for structures with depth \(D\),

\[
\frac{1}{K_D} - 1 = \frac{3}{16} A_o \int_0^D \frac{H(z)}{A(z)^2} dz. \tag{4.9}
\]

For a regular cylinder of diameter \(d_o\) (4.9) evaluates to

\[
\frac{1}{K_D} - 1 = \frac{3}{4} \frac{D}{d_o}. \tag{4.10}
\]

Equation (4.10) is used to define \(d = d_o\) as the characteristic dimension, such that for any structure

\[
d = \frac{4D}{A_o} \left( \int_0^D \frac{H(z)}{A(z)^2} dz \right)^{-1}. \tag{4.11}
\]

For structures with constant perimeter and cross-sectional area along their depth (4.11) is simply

\[
d = \frac{4A_o}{H_0}. \tag{4.12}
\]

The utility of (4.11) and (4.12) in sizing ARDEM masks is discussed in Section 4.3.5 and the extension of (4.10) to tapered structures is briefly speculated upon in Section 4.3.3.
Substituting (4.10) into (4.2) leads to the compact relation between the Si etch rate at the bottom of an arbitrarily shaped hole with $AR = D/d$

$$ER_{Si}(AR = D/d) = ER_{Si}(0)\left[1 + \frac{3}{4}S\left(1 + \frac{2DR}{d}\right)\right]^{-1}.$$ (4.13)

### 4.1.4 Clausing’s Vacuum Conductance Factor

Dushman [85] noted that the expression he derived was only an approximation and that Clausing [89] had performed an analysis that led to a more exact correction factor $K_C$ which is simply applied in (4.2) such that

$$ER_{Si}(AR = D/d) = ER_{Si}(0)\left[1 + S\left(1 - \frac{1}{K_C}\right)\right]^{-1}.$$ (4.14)

However, Clausing’s derivation is mathematically complex and limited to two special cases: 1. the regular cylinder (see Figure 4.4 a)) and 2. the narrow trench (see Figure 4.4 b)), with the constraints that the slit width $w << l$, the slit length and that the depth $D << l$. The limitations of Clausing’s model cede to Dushman the greater applicability and tractability required by MEMS designers, however in order to determine what is lost in accuracy by Dushman’s model, a head-to-head comparison of the
two models is needed. To do this, the calculation of Clausing’s factor is reiterated to facilitate its appreciation, as the original is in German, and the depth prediction compared to experimental data is presented for both $K_C$ and $K_D$.

**FIGURE 4.4** The two vacuum conductance correction factor cases considered by Clausing: (a) a regular cylinder and (b) a rectangular slit. In each case, the structure has a constant cross-sectional area, a depth $D$ and is aligned along the $z$-axis.

Clausing derived his correction factor from detailed considerations of the geometric trajectory of a particle through a structure in the free molecular flow regime given a randomized and hence uniform angular distribution. For the regular cylinder,

$$K_C = \frac{4(1-2\xi)}{3d_o^2D} \left[ \frac{d_o^3}{2} + \left( D^2 - \frac{d_o^2}{2} \right) \sqrt{D^2 + d_o^2 - D^3} \right] + \xi \left( \frac{D^2 - D \sqrt{D^2 + d_o^2 + \frac{d_o^2}{2}}}{D^2} \right). \quad (4.15)$$

where $\xi$ is a constant factor given by

$$\xi = \frac{\sqrt{(D - \bar{z})(D - \bar{z})^2 + d_o^2} - (D - \bar{z})^2}{D \bar{z}^2 - (2\bar{z} - D)(\bar{z}^2 + d_o^2)} \cdot \frac{D(D - \bar{z})^2 - (2(D - \bar{z}) - D)((D - \bar{z})^2 + d_o^2)}{\sqrt{\bar{z}^2 + d_o^2}} \cdot \frac{\sqrt{(D - \bar{z})^2 + d_o^2}}{\sqrt{(D - \bar{z})^2 + d_o^2}} \quad (4.16)$$

which is evaluated at
\[
\bar{z} = \frac{D}{1 + \frac{3D}{d_0 \sqrt{l}}}, \quad (4.17)
\]

For the rectangular trench with \( w << l \) and \( D << l \),

\[
K_C = \xi \left[ 1 - \frac{w_o}{D} \ln \left( \frac{D + \sqrt{D^2 + w_o^2}}{w_o} \right) \right] + \frac{1}{2w_o} \left( \sqrt{D^2 + w_o^2} - D \right) + \frac{w_o}{2D} \ln \left( \frac{D + \sqrt{D^2 + w_o^2}}{w_o} \right), \quad (4.18)
\]

where

\[
\xi = \frac{2(D - \bar{z}) - 2 \sqrt{(D - \bar{z})^2 + w_o^2} + \frac{D(D - \bar{z})}{\sqrt{(D - \bar{z})^2 + w_o^2}} - \left[ z - \frac{D - \bar{z}}{2D - w_o} \right]}{2(D - \bar{z}) - 2 \sqrt{(D - \bar{z})^2 + w_o^2} + \frac{D(D - \bar{z})}{\sqrt{(D - \bar{z})^2 + w_o^2}} - \left[ z - \frac{D - \bar{z}}{2D - w_o} \right]}
\]

which, for \( w \leq D \), is evaluated at

\[
\bar{z} = \frac{w_o D \ln \left( \frac{D}{w_o} \right)}{2D + w_o \ln \left( \frac{D}{w_o} \right)} \quad (4.20)
\]

and for \( w > D \) is evaluated at \( \bar{z} = 0 \).

### 4.1.5 Comparison of Dushman and Clausing Correction Factors

Figure 4.5 shows a graph comparing the Dushman and Clausing vacuum conductance correction factors for a cylinder and a rectangular trench with constant cross-section. The trench length \( l: w \) width ratio is 10:1 for the demonstration. The graph indicates that rectangular trenches have a higher etch rate than cylinders over all \( AR \).
4.2 Modeling Surface Etch Rate

The other element of (4.2) needed to form a model for the etch rate of a feature is $ER_{Si}(0)$, the etch rate at the surface of the feature. The etch rate at any position in a single wafer, plasma etch chamber is subject to several sources of variation such as the shape of the plasma, the non-uniform distributions of etchants, products, ions and neutrals in the chamber and the transport of these species to and from the etching surface. These distributions are overlaid on a wafer map comprising areas of etchable material of varying pattern density and feature size. In this section, these factors of etch rate variation are defined and developed.

4.2.1 Spatial Variation

The CMU STS-ASE plasma chamber is shown schematically in Figure 4.6. Radial and azimuthal variations in an ICP plasma etch chamber are caused by the shape and position of the RF coil, discontinuities that occur at the edge of the wafer pedestal and asymmetry in the shape of the chamber due to the location of load locks, pumping ports, gas distribution plates (GDP) or inlets, clamp fingers (in the case of mechanical clamps) etc.[82][65].
For this work, the radial position $r$ of a feature is defined from the geometric center of the RF platen (see Figure 4.6 (c)) to the geometric center of the feature. It is assumed that the geometric center of the platen coincides with the geometric center of the wafer. In practice this is not the case because there is always some misalignment in the wafer placement, so this assumption introduces a small error. The azimuthal position $\varphi$ is defined in the counterclockwise direction from the reference line between the geometric center of the RF platen and the 3 o’clock position, with respect to the pumping port at the 12 o’clock position (see Figure 4.6 (c)).

Spatial variation in etch rate is characterized experimentally because of its sensitivity to chamber type, chamber hardware and process conditions. The nature of the problem defies a general analytic description so in Section 4.4.4 spatial variation models are fitted to empirical data. In contrast to prior
work that used test structures on a square grid [90], spatial variation is explored with radially symmetric distributions of test structures in this work.

4.2.2 Pattern-based Variation

There are two types of pattern-based factors that are considered in this work: macroload $M_p$ and microload $\mu_p$. They relate to phenomena that arise due to the pattern-driven variations in etchant concentration, the quantity of etching material consuming the etchant, the spatially non-uniform consumption of etchant species and the limitations imposed by the finite transport properties of species in the plasma. Mogab [91] identified the loading effect as the impact of the overall quantity of etching material exposed to the plasma in a batch reactor on the etch rate of those materials. Mogab’s effect has since been called macroloading as it refers to a global reduction in etch rate and to contrast it with microloading, which refers to variations in etch rate caused by local pattern density variation whose range is on the order of microns to millimeters [92]. Microloading is strong enough that it has been applied to perform structure formation [93] in a manner similar to the way ARDE is used in this work.

Macroloading and microloading have been shown, in the steady state, to follow the diffusion equation [94] and thus depend on the shape of the plasma, the geometric relation between the RF coil and wafer, the mutual diffusivity of the species in the plasma and the transport regime in which it operates, among other factors. In the single wafer STS-ASE, $M_p$ is the proportion of the Si wafer surface area that is exposed to the plasma. While the impact of macroloading can be calculated on a global level [91] its analytic expression for specific features on a wafer is not known to the author. For this reason, macroloading is characterized empirically in this work by fitting a function to the experimental data.

Microloading, on the other hand, was shown by Hill et al. [76] to be analytically tractable when treated as a spatial filtering problem. Hill et al.’s approach, which is applied in this work, is to use the diffusion equation to determine an impulse response function $W(r, \varphi)$ for the decrease in etchant con-
centration $\Delta c_F = c_{Fb} - c_F$ due to exposed etching material, where $c_{Fb}$ is the F concentration in the bulk plasma. Hill et al. perform a convolution of the impulse response with a pattern function $L(r, \varphi)$ representing the physical layout of the features on the wafer ($L = 0$ for photoresist and $L = 1$ for exposed Si) such that

$$\mu_p(r, \varphi) = W(r, \varphi) \otimes L(r, \varphi). \tag{4.21}$$

Alternatively, these functions can be expressed equivalently in Cartesian coordinates as

$$\mu_p(x, y) = W(x, y) \otimes L(x, y). \tag{4.22}$$

In this form, $\mu_p$ is computed efficiently using Fourier transforms. $\mu_p$ is interpreted as the reduction in the etch rate at $\varphi$ due to the consumption of F by the surrounding exposed Si.

### 4.2.3 Microloading Weighting Function

Hill et al. [76] proposed a weighting function of the form

$$W = \frac{a}{\rho}, \tag{4.23}$$

based on the impulse response of the diffusion equation assuming a point sink of etchant species in a hemispheric region, where $\rho$ is the radial distance from the point under consideration and $a$ is a scaling parameter incorporating the reaction rate of F with Si and the diffusion constant for F in the plasma. Hill's weighting function is not wholly compatible with the F concentration reduction $\Delta c_F$ at a point on the surface of an etching wafer due to other exposed Si regions because it contains the physical paradox of an infinite concentration gradient at the point and the contribution of a load of infinite weight from the point itself. So, (4.23) poses the problem of how to treat the area around a point in a discretized numeric computation of $\mu_p$ for realistic $L(r, \varphi)$.

For an axially symmetric diffusion problem, the gradient of $W$ with respect to $\rho$ must be zero at the point under consideration and $W$ must be bounded. Jensen et al. [94] derived an approximate analytic
solution $c_F$ of this diffusion problem that exhibited these properties; however, Jensen's solution does not provide a tractable analytic form, which is part of the goal of this work. To determine the validity of Hill's function it is compared with a normalized FEA solution for $\Delta c_F$ along the surface of a wafer due to a central area of exposed etching Si of radius $r_{\text{min}}$. The FEA was performed using Comsol Multiphysics® (3.5a with Matlab®). The script for the simulation is given in Appendix D.1. The parameter $r_{\text{min}}$ represents the minimum lithography feature size for a given technology. The wafer surface is modeled as one boundary of an axially symmetric region (see Figure 4.7) with dimensionless coordinates $\zeta = z/r_{\text{min}}$ and $\eta = \rho/r_{\text{min}}$. The extent of the region is determined by the thickness of the stagnation region above the wafer $t_{\text{stag}}$ and the wafer pedestal radius $R_p$. The constant $c_F$ boundary condition at $\eta = R_p/r_{\text{min}}$ is based on the work of Kiehlbauch et al. [95] and Economou et al. [96] who showed through simulation that neutral transport to and from the wafer is primarily axial in a high gas flow system with a showerhead-type GDP, like the STS-ASE. The effect of etching is incorporated in the simulation by a temperature dependent Si-F etch transport parameter $h' = r_{\text{min}}^2 h$ that is derived in Section 5.8.5. Detailed analysis of the plasma conditions is done in Section 5.2 to determine the diffusivity value $D_{\text{F-SF}_6}$ and bulk F concentration $c_{\text{Fb}}$ for the simulation. In this simulation, $D_{\text{F-SF}_6} = 0.5 \text{ m}^2\text{s}^{-1}$, $c_{\text{Fb}} = 55 \times 10^{-6} \text{ mol m}^{-3}$, the etching temperature is equal to the platen temperature given in Appendix C.2, $h = 710 \text{ m}^{-1}$ and $r_{\text{min}} = 1 \mu\text{m}$.

The value of $t_{\text{stag}}$ is not known directly for the STS-ASE chamber. However, an inference was made based on the observations that $c_F(0,0)$ is strongly dependent on $t_{\text{stag}}$ and bottoms out above a certain exposed Si area and that $ER_{\text{Si}}$ is linearly dependent on $c_F$. The concentration observations are demonstrated by raw $c_F(\rho,0)$ solutions shown for a range of central exposed Si areas of radius $r$ in Figure 4.8 (a) and (b) for $t_{\text{stag}} = 1$ mm and 50 mm, respectively. In the experimental data, which is presented in Section 4.4 the variation in etch rate with $M_P$ drops by a factor of 2 from $M_P \sim 0\%$ load to $M_P \sim 100\%$ load, suggesting $c_F$ also dropped by a similar factor. For that to occur, given the FEA results, $t_{\text{stag}} \approx 1.5$ mm.
FIGURE 4.7 Axially symmetric region for FEA simulation of the impulse response of $\Delta c_F$ at the surface of a wafer due to a central area of exposed Si of radius $r$.

```latex
\begin{align*}
\frac{d\Delta c_F}{d\eta} &= 0 \\
\nabla^2 (\Delta c_F) &= 0 \\
\Delta c_F &= c_{F_0} - c_F \\
\Delta c_F &= 0
\end{align*}
```

FIGURE 4.8 Raw $c_F(\rho,0)$ solutions for the region and boundary conditions shown in Figure 4.7 for (a) $t_{stag} = 1$ mm and (b) $t_{stag} = 50$ mm and various sizes of central exposed Si area.

The normalized FEA solution, a scaled version of Hill's function and an approximate solution for use in numeric computations are shown in Figure 4.9. For $\rho > 3r_{min}$, Hill's function matches the FEA solution to 1% or better. The error in Hill's function rapidly increases below $3r_{min}$, but is reduced in the approximate weighting function by equating it to a constant value. The value is selected based on that value of $\rho$ for which the numeric integration of the error between the FEA solution and Hill's function is a minimum. This condition occurs at $\rho = 0.85r_{min}$. 

126
4.3 Unified Etch Depth Model

ARDE, spatial variation, macroloading and microloading contribute to the variation in \( ER_{Si} \). In this section these factors are combined in a unified etch model to predict etch depth at a given etch time for features of arbitrary geometry. The etch rate at a point \((r, \varphi)\) or \((x, y)\) is given by

\[
ER_{Si}(r, \varphi) = f(L, r, \varphi, M_p, \mu_p, AR) \tag{4.24}
\]

or

\[
ER_{Si}(x, y) = f(L, x, y, M_p, \mu_p, AR) \tag{4.25}
\]

depending on which coordinate system is most convenient. In most cases, this is the Cartesian system because layouts are encoded in this form.

4.3.1 Etch Depth Model Structure

The depth model has the structure shown in Figure 4.10 and is implemented practically according to the flow chart. A given layout pattern \( L(r, \varphi) \) is analyzed to obtain \( M_p, \mu_p \) and the characteristic
dimensions $d$ for the exposed Si features. The characteristic dimension is used to determine the ARDE effect on each feature. This part of the model is initialized with a depth $D = t_{\text{mask}}$, the mask thickness. $M_P$ is applied in the fitted function for spatial and macroload variation and multiplied with the microloading map $\mu_P(r, \varphi)$ to produce the surface etch rate map $ER_{\text{Si}}(r, \varphi, \tau = 0)$ which is multiplied with the ARDE map and $L(r, \varphi)$ and integrated to output the depth $D$ as a function of etch time. The depth map is fed back to the ARDE block for the next iteration of the model.

**FIGURE 4.10** Practical implementation of the etch depth model structure comprising spatial and pattern-based sources of etch rate variation assuming constant cross-section with time.

4.3.2 Etch Depth Model

The various components of (4.24) are separated as independent functions to re-express (4.24) as

$$ER_{\text{Si}}(r, \varphi) = L(r, \varphi) \cdot g_e(r, \varphi, M_P) \cdot (1 - \mu_P) \left[ 1 + S \left( \frac{1}{K} - 1 \right) \right]^{-1}$$

(4.26)
where \( g_e(r, \theta, M_P) \) is a fitted function combining all spatial and macroloading effects and \( K \) is either Dushman’s \((K_D)\) or Clausing’s \((K_C)\) vacuum conductance correction factor. Applying \( K_D \) in (4.26) gives

\[
ER_{Si,D}(r, \varphi) = L(r, \varphi) \cdot g_e(r, \varphi, M_P) \cdot (1 - \mu_P) \left[ 1 + \frac{3}{4} \frac{D^2}{d} \right]^{-1}.
\]  (4.27)

When compared to (4.14), (4.26) implies that the surface etch rate is

\[
ER_{Si}(r, \varphi, \tau = 0) = L(r, \varphi)g_e(r, \theta, M_P)(1 - \mu_P).
\]  (4.28)

Equation (4.27) is integrated with respect to time

\[
D_D(r, \varphi, \tau) = \int ER_{Si,D}(r, \varphi) d\tau = \int Lg_e(1 - \mu_P) \left[ 1 + \frac{3}{4} \frac{D^2}{d} \right]^{-1} d\tau
\]  (4.29)

with the condition that in practical situations a feature in an etch process is formed by a mask of finite \( t_{mask} \), which is the initial depth of the structure. With the initial condition, (4.29) becomes

\[
D_D(r, \varphi, \tau) = \left[ \frac{8d}{3S} g_e(1 - \mu_P) \tau + \left( \frac{4d}{3S} + t_{mask} \right) \right]^{2-\frac{0.5}{d}} \left( \frac{4d}{3S} + t_{mask} \right).
\]  (4.30)

The depth model using Dushman’s conductance correction factor predicts that larger features will suffer less ARDE but this is offset by greater microloading. The value of \( d \) at which the maximum depth occurs depends on the shape of the feature. This is addressed in greater detail in Section 4.4 when microdonut, circular hole and trench test structures are analyzed and compared.

### 4.3.3 Model Extension to Tapered Profiles

An advantage of the use of Dushman’s parameter over Clausing’s factor is that ARDE of tapered structures, as observed by Yeom et al. [80], can be determined by evaluating the integral in (4.11) and substituting the result into (4.27). For the simple case of the tapered cylinder shown in Figure 4.3 with orifice diameter \( d_o \) and sidewall angle \( \psi \), the etch rate at depth \( z \) is
Similarly, for a tapered rectangular trench with orifice dimensions \( w_0 \) and \( l_0 \) and sidewall angle \( \psi \) the etch rate at depth \( z \) is

\[
ER_{Si,D} = \log_e(1 - \mu_p) \left[ 1 + \frac{3}{4} S z \frac{d_0}{d_0 \tan \psi} \left( 1 - \frac{2z}{d_0 \tan \psi} \right)^2 \right]^{-1}. \tag{4.32}
\]

These expressions are amenable to numerical integration to determine the depth \( D(\tau) \).

### 4.3.4 Comparison of Model with Dushman and Clausing Factors

A comparison of the conductance correction factors of regular and tapered cylinders and rectangular trenches is shown in Figure 4.11. A cut-off in etch rate is predicted at different AR for trenches and cylinders.

**FIGURE 4.11** Comparison of the Dushman vacuum conductance correction factors for regular and tapered cylinders and trenches. The comparison is made using the etch rate \( ER(AR) \) normalized to the surface etch rate \( ER(0) \) with a reaction probability of \( S = 1 \).
4.3.5 Practical Considerations for ARDEM Mask-making

The ultimate goal in modeling etch rate and particularly ARDE is to apply it in the formation of structures, especially CMOS backside structures, and to better control uniformity over large open areas of Si of irregular shape. Kiihamäki et al. [74] demonstrated how uniformity could be improved by subdividing large areas into rectangular sections of equal characteristic dimension and Chou et al. [75] demonstrated curved surface electrodes etched with a single mask made of features of different widths. The most elegant way to achieve this is to invert the problem and compute a mask pattern, subject to suitable constraints, that leads to a desired 3-D structure shape in Si. Unfortunately, such a development must wait for a future student. The necessary definition of the structure shape in 3-D, the parsing of that definition into a form to which the constraints could be applied, the definition of the constraints, the appropriate form of the model to facilitate inversion and the framework for these operations has yet to be created. However, it is still possible to perform these operations for a narrow set of constraints and simple 3-D structures with vertical sidewalls.

The first necessary constraint is the maximum feature width. This will typically be determined by the shape of the final 3-D structure, or by the existing device features, like the frontside structures in the case of CMOS-MEMS. As large a width as possible leads to higher etch rates and larger final height differences. However, several adverse structure effects, like retrograde profiles and trenching have been observed for large feature sizes [63] and this may set a natural upper limit on the feature size but is still to be determined. The width of the walls separating adjacent rectangular areas should be made as narrow as possible and is an additional factor in determining maximum feature width.

In the example shown in Figure 4.12, a mesa of Si is to be formed under the pedestal of a CMOS-MEMS electrothermal actuator. The smallest gap between the frontside CMOS-MEMS pedestal and the anchor defines the maximum feature width. Rectangular sections are used. There is no constraint on shape in principle, however, shapes with acute inner angles experience larger ARDE based on
observation, but have not been characterized and so have been avoided. Large areas are divided into rectangular sections with a $l_o:w_o$ ratio $b = 10$ because at this value of $b$, the characteristic dimension,

$$d = \frac{4A_o}{H_o} = \frac{2b}{1+b} w_o$$

reaches $\sim 92\%$ of its maximum value of $d = 2w$. Effectively, further increases in $l$, and therefore $b$, do not lead to a significant etch rate increase. The entire area to be etched to the deepest level is now covered in rectangles. An integer multiple of features must fit in the area to be covered and it may be necessary to trim the width to make them fit. If the width must be trimmed on some rectangles and not others, the length can be adjusted to compensate using the relation

$$l_{oj} = w_{oj} \left( \frac{l_{0i}w_{omax}}{l_{0i} + w_{omax}} \right) \left( w_{oj} - \frac{l_{0i}w_{omax}}{l_{0i} + w_{omax}} \right)^{-1}.$$  

A final consideration on the sizing is the need for the sacrificial mask to remain suspended when it is undercut. If it falls onto the Si in the etching area it will cause defects. The need to stabilize the structure requires adjustment of the wall positions at the ends of the rectangular sections. The positioning for stability has not been characterized and requires further work to determine the optimal condition.

FIGURE 4.12 A simple example of ARDE photomask generation for the two level structure of a mesa in an etch pit. (a) Optical microscope image of CMOS as received from the foundry. (b) Optical microscope image of the ARDEM pattern formed on the backside of the CMOS. (c) Mesa structure in etch pit after backside DRIE.
Chapter 4  Aspect Ratio Dependent Etch Modulation

Once the deepest level structures have been sized, the time $\tau$ to reach the desired maximum depth $D_{\text{max}}$ is calculated. At this point the other levels are sized to achieve the required step heights. The maximum step is limited to the time dependent ARDEM range $R_D$

$$R_D = D_{\text{max}} - \left[ \frac{8w_{o,\text{min}}}{3S} g_e (1 - \mu_p) \tau + \left( \frac{4w_{o,\text{min}}}{3S} + t_{\text{mask}} \right)^2 \right]^{0.5} - \left( \frac{4w_{o,\text{min}}}{3S} + t_{\text{mask}} \right),$$

which is constrained by the minimum photolithography dimension $w_{o,\text{min}}$ for a square hole. If the desired step height is less than $R_D$, then it is achievable using ARDEM processing. The correct sizing of the $i^{th}$ depth level is $w_{oi}$. It has been determined graphically and through the use of the FindRoot function in Mathematica® 6. If the desired step height is greater than $R_D$ then $w_{o,\text{max}}$ must be increased, or another method must be found.

The concept of characteristic dimension has also been useful in the enhancement of depth uniformity for irregular features. The optical microscope image in Figure 4.13 shows the ARDEM pattern on the handle side of a SOI wafer. The desired feature is a post that is formed by etching all the Si of the handle layer of thickness $t_p$ with the buried oxide (BOX) layer of thickness $t_{\text{BOX}}$ as an etch stop. Although the ARDEM features cannot be rectangular due to the shape of the post, (4.12) can be used to size the irregular features to have equivalent characteristic dimensions. Again, this would benefit from automation, but for a small number of shapes is still amenable to hand calculation. Difficulty arises with shapes such as the annulus, for which a perimeter is not well defined. This type of shape has been treated as though the perimeter was the sum of the circumference of the inner and outer edges, as shown in Figure 4.13 (b), such that,

$$d = \frac{4A_o}{H_o} = d_{\text{out}} - d_{\text{in}}.$$  

(4.36)

This approximation is currently necessary and works sufficiently in practice, but a future researcher may do well to develop the theory to cover such types of shape.
The tightness of the equivalence on characteristic dimensions $d_j$ is, to first order, dependent on the uniformity requirement. For example, to prevent breakthrough of the BOX it is necessary to have the normalized depth range, or uniformity $U$ of the etch process meet the constraint

$$U < \left( \frac{l_{wh}}{t_{BOX} S_{Si-BOX}} - 0.5 \right)^{-1},$$  \hspace{1cm} (4.37)

where $S_{Si-BOX}$ is the selectivity of Si over BOX given by

$$S_{Si-BOX} = \frac{ER_{Si}}{ER_{box}}.$$

\hspace{1cm} (4.38)

For $l_p = 500 \ \mu m$, $t_{BOX} = 0.5 \ \mu m$ and $S_{Si-BOX} = 180$, $U < 20\%$ (lower $U$ indicates a more uniform process, i.e. lower range). However, in practice, issues such as ion focussing, BOX uniformity and BOX integrity (i.e. pinholes, density variation etc.) reduce the constraint on $U$, requiring a more uniform process and a tighter range of $d_j$.

### 4.4 Etch Process Characterization

This section describes the characterization of the etch process. It comprises a detailed description of the test structures used and the analysis of the components of their etch rate variation. The adherence
of the process to Rangelow’s criteria from Section 4.1.1 is demonstrated. Experimental data is presented for the test structures and the analytic depth model in (4.30) and a model based on the numeric integration of (4.14) are fit to the data using the reaction probability as the fitting parameter. $S_{D'}$ is used for the fitted value of $S$ based on Dushman’s correction factor to distinguish it from the actual value and similarly, $S_{C'}$ is the fitted value of $S$ based on Clausing’s correction factor.

4.4.1 Test Structures for Etch Model Parameter Extraction

Microdonut and trench test structures (Figure 4.14 (a) and (b)) in various patterns (Figure 4.14 (c) to (g)) were used for process regime analyses and characterization. The test patterns are grouped in terms of the process characteristic they are designed to capture: spatial variation, microloding or ARDE. Test features are arrayed on the perimeter of concentric circles with radii of 0 mm, 10 mm, 20 mm, 30 mm, 40 mm and 47.5 mm and separated azimuthally by angular intervals that decrease from $\pi/2$ to a minimum of $\pi/8$ with increasing distance from the wafer center (Figure 4.14 (c)). The use of regularly spaced, identical test features is taken from Taylor et al. [90], however, Taylor’s test features were arrayed on a rectangular grid, as opposed to the radially symmetric patterns reported here.

The minimum distance between microdonut centers is 10 mm on spatial and ARDE test patterns. For microloding test patterns, a minimum distance of 20 mm is used in an attempt to avoid loading interactions between adjacent test structures. These distances are based on first order calculations of depletion radius [94], $40 \mu m < r_d < 15 mm$, derived from a calculated sheath thickness of $t_s \sim 2 mm$ [65],[97] and a mean free path of neutral F $\lambda_F \sim 1.5 mm$. It is shown, for the particular equipment configuration used in this study, that this separation of the microloding test structures is insufficient to prevent perturbation of the etch rate by the adjacent structures.
FIGURE 4.14 (a) Microdonut test structure used for characterization of the CMU, Bosch-type DRIE process. The radius of the central hole \( r_h = 50 \, \mu m \) for spatial variation and microloading characterization, but varies for ARDE characterization. The inner radius of the annulus is \( r_i \) and the outer radius is \( r_o \). (b) ARDE trench test structures of length \( l \) and width \( w \) with \( l = 10w \) in all cases. (c) Wafer-scale macroload array test pattern. \( r_h = 50 \, \mu m \), \( r_i = 60 \, \mu m \) and \( r_o \) varies to achieve a given macroload. (d) Microload array 1 in which \( r_i = 60 \, \mu m \) for all microdonuts and \( r_o \) varies by site. (e) Microload array 2 in which \( r_i \) varies by site and \( r_o = 10,000 \, \mu m \) for all microdonuts. (f) ARDE test structures with no annulus. \( r_h \) varies by site. (g) ARDE trenches with the trench longitudinal axis aligned along the tangent to concentric circles of 10 mm and 20 mm radius.

The radius \( r_h \) of the central hole in the donut is maintained at 50 \( \mu m \) for all tests, except for ARDE test patterns, and was selected as a compromise between minimizing ARDE and microloading and maintaining a constant ARDE impact across all structures. By increasing the difference between the radii of the outer and inner edges of the annulus, \( r_o \) and \( r_i \) respectively, for all sites on the wafer (see Figure 4.14 (c)), the macroloading is varied such that \( 0.01 < M_p < 0.9999 \). \( r_o - r_i \) varies on a site-by-site basis for microload characterization (see Figure 4.14 (d) and (e)). The annulus is not used in ARDE tests, for which the central hole radius \( r_h \) varies by site for holes within a 20 mm radius (see Figure 4.14 (f)). Trench test structures are used only for ARDE characterization and each has a \( l:w \) ratio.
ratio of 10. The major axis of each trench structure is aligned along a tangent to the perimeter of the circle on which it is located (see Figure 4.14 (g)). The trench depth is measured at the geometric center of the trench.

100 mm diameter, n-doped, <100> Si wafers were used for the study. Each wafer was coated with hexamethyldisilazane (HMDS) and AZ4210 photoresist (mfg. Clariant) at a spin rate of 4000 rpm for 30 s and softbaked at 90 °C for 30 min. The resist thickness was 2.50 ± 0.02 µm measured using a KLA Tencor P15 profilometer. An AZ4210-coated condition wafer was etched for 10 min using the conditions in Appendix C.2 prior to each test wafer in an attempt to ensure consistent chamber conditions for each test. Three wafers were etched at each test condition to capture run-to-run variation.

Hole diameters and undercuts were measured optically using an Olympus MX80 microscope prior to resist strip (ex. Figure 4.15 (a)). After resist strip, etch depths were measured using a Veeco WYKO NT3300 white-light interferometer (ex. Figure 4.15 (b)). Due to signal loss, structures with $AR > 6$ cannot be measured using interferometry. For donut holes and trenches that could not be measured using interferometry, the trenches were cut with a dicing saw and measured using a scanning electron microscope (SEM) (ex. Figure 4.15 (c)).
4.4.2 Si Etch Time Stability

The etch depth per cycle $D_s$ is not constant throughout the process due to ARDE, but the contribution of variation in $\tau_{eSi}$ to ARDE is unknown. This is important to know, because if $\tau_{eSi}$ varies with depth then it must be incorporated into the model and the simple CW model is invalid. The variation in $\tau_{eSi}$ is established for circular, resist-masked holes by fixing $N$ and $\tau_p$ and reducing $\tau_e$ from 12 s, which is the standard etch step time, to the point at which $\tau_e = \tau_{ep}$. At that value of $\tau_e$, Si does not etch and below that value polymer has a net deposition rate on horizontal surfaces. The value of $\tau_e$ for which there is no net Si etch or net inhibitor deposition is here called the "cross-over" point between deposition and etching. The test to establish the cross-over point was performed on ARDE wafers. Three wafers each were processed with a constant passivation step time $\tau_p$ and number of cycles $N = 30$ but a
range of values of $\tau_e$. The test was done on unetched wafers with a starting depth $D = 0$ to establish the cross-over point. The test was repeated for a small sample of etch:passivation ratios around the previously determined cross-over point on wafers with a pre-etched depth $D \approx 24 \mu$m. The depths after processing were measured using a combination of profilometry and white light interferometry.

The graph in Figure 4.16 shows the cross-over occurs at $\sim 5.5$ s of the etch step. Therefore, for the 12 s etch step, the Si etch duration is 6.5 s, which is consistent across all holes. The cross-over point is $\sim 5.6$ s on the pre-etched wafers. To first order, ARDE is not impacted significantly by aspect ratio dependent passivation (ARDP), so the total Si etch time $\tau = (N-1)\tau_{eSi}$. This does not mean that ARDP does not exist as this can also be achieved if ARDP is accompanied by a commensurate decrease in the etch rate of the inhibitor on horizontal surfaces, i.e. the inhibitor also suffers from ARDE. The reader should note the etch rate is non-linear during the Si etch portion of the etch step, which is apparent in Figure 4.16, so a constant etch rate over $\tau_{eSi}$ is an approximation.

![Figure 4.16](image)

Given $\tau_{eSi} = 6.5$ s, the average Si etch rate is 130 nm·s$^{-1}$ (or 7.9 $\mu$m·min$^{-1}$). During the last 1.5 s of the passivation etch interval $\tau_{ep}$, approximately 8 nm of passivation is etched, giving an inhibitor etch
rate on the order of 5 nm·s⁻¹. At this rate, the total passivation thickness at the start of the etch step is ~30 nm, requiring a passivation deposition rate of ~4 nm·s⁻¹.

### 4.4.3 Etch Reaction Kinetics Regime

Rangelow’s 1st and 2nd criteria for the validity of the CW model depends on the reaction kinetics of the etching of Si by F. Section 4.1.1 defines a means by which the relative magnitude of the ionic, adsorption and desorption components of the process are determined. The regime of the reaction kinetics was explored using ARDE test wafers that were etched for 5 mins using only the etch step conditions from Appendix C.2 with decreasing values of platen power from 12 W to 0 W to modify the energy of ion bombardment. Prior to photoresist strip, the horizontal Si undercut of the photoresist mask was measured through the mask (see Figure 4.15 (a)) with an accuracy of ± 0.25 µm using an Olympus MX80 microscope with a 100x objective. Following photoresist strip, the depth was measured using a WYKO NT3300 white light interferometer with an accuracy of ± 0.1 µm.

The etch rate variation with platen power over a range of feature sizes, shown in Figure 4.17, indicates that ion induced desorption becomes negligible at \( V_b = 3 \) V (0 W platen power), while at \( V_b = 150 \) V (12 W platen power) the ion induced desorption is saturated. This demonstrates that the process meets Rangelow’s 2nd criteria. From (4.3), when the ionic desorption contribution is negligible, the horizontal and vertical etch rates, \( ER_{Si,h} \) and \( ER_{Si,v} \), respectively, should be equal, but significant anisotropy \( ER_{Si,h}/ER_{Si,v} \) is observed for all hole dimensions over the bias voltage space investigated, as shown in Figure 4.18. The most likely explanation for the observed amount of residual anisotropy at 0 W platen power is neutral shadowing [100]. An investigation of that effect is beyond the scope of this paper but would be useful to understand for better modeling of isotropic Si etch processes and their dependence on feature dimensions.
Chapter 4  Aspect Ratio Dependent Etch Modulation

FIGURE 4.17  Graph of the change in etch depth for holes of varying radius over a range of bias voltages $V_b$, measured on ARDE wafers etched for 5 min using only the etch step conditions shown in Appendix C.2. The smoothed lines are for indication only.

FIGURE 4.18  Graph of the change in the anisotropy (vertical etch rate, $ER_{Si,v}$/ horizontal etch rate, $ER_{Si,h}$) of the etch process for holes of varying radius. The smoothed lines are for indication only. The error in anisotropy of $\pm 0.05$ arises from the low resolution of the microscope used to make the horizontal etch distance measurement.

The ratio $\chi$ of etch rates at 150 V bias is determined from the experimental data to be ~1.2 for holes greater than 1200 $\mu$m diameter, for which ARDE effects are small. Entering this value of $\chi$ into (4.7) yields $K'_d \approx 1.25K_a c_F$, which means that etching of Si by F under the process conditions in Appendix C.2 occurs in a neutral-flux-limited regime, thus satisfying Rangelow's 1st criteria. The reader should note that this doesn't imply the time-multiplexed process has the same platen power dependence because the inhibitor removal is likely proceeding in an ion-flux limited regime.

141
The observed anisotropy of the time-multiplexed process (see Figure 4.15 (c)) and the approximate thinness of the sidewall passivation inhibitor calculated in Section 4.4.2 indicates that the rate of adsorption/reaction of neutral F with the sidewall inhibitor is negligible compared to F neutral adsorption/reaction with Si at the bottom of the hole. The lack of sidewall attack shows that the process satisfies Rangelow’s 3rd criteria, while the absence of effects such as trenching and bowing indicate that the 4th criteria is also satisfied.

4.4.4 Macroloading and Spatial Characterization

Azimuthal variation is < 2% within a radius of 30 mm, as shown in Figure 4.19, and is neglected from the model as the test structures lie within this radius. Azimuthal variation outside this distance is driven exclusively by the mechanical clamp fingers and is therefore peculiar to the CMU process kit and can be eliminated by electrostatic clamping. Azimuthal variation can be modeled using a sinusoid in situations where the pattern extends beyond a 20 mm radius.

FIGURE 4.19 Azimuthal Si etch rate variation for test structures on a number of circles concentric with the RF platen in an STS-ASE chamber with mechanical clamp.

The wafer center etch rate variation with $M_p$, for a 50 µm radius hole, is shown in Figure 4.20. Least-squares regression (LSR) is used to fit the 2nd order polynomial $\text{ER}_{\text{Si,c}} = 37M_p^2 - 112M_p + 140$ (in nm·s$^{-1}$) to the observed etch rate variation. The curvature of the etch rate variation with radial position depends on $M_p$ (see Figure 4.21). A 3rd order polynomial was
fitted to the radial etch rate variation, normalized to $ER_{Si,c}$, for each value of $M_p$ with $R_c^2 > 0.98$, in all cases. The cubic term coefficients are extracted and modeled as a linear function of $M_p$ to obtain

$$ER_{Si}/ER_{Si,c} = (3400M_p + 1340)r^3 - 60r^2 + r + 1 \ (r \text{ in m}).$$

Together, the macroloading and radial variation gives

$$g_e(r, \theta, M_p) = [37M_p^2 - 112M_p + 140][(3400M_p + 1340)r^3 - 60r^2 + r + 1]. \quad (4.39)$$

**FIGURE 4.20** Variation in wafer center etch rate $ER_{Si,c}$ with Si macroload $M_p$ for a central 50 $\mu$m radius hole. LSR was used to fit the function $ER_{Si,c} = 37M_p^2 - 112M_p + 140$ in nm·s$^{-1}$ to the measured data. The solid line represents the fitted function.

**FIGURE 4.21** Radial etch rate variation, normalized to wafer center etch rate, $ER_{Si}/ER_{Si,c}$ for a range of Si macroloads. The solid markers represent the raw data for each microdonut on the perimeter of the circle at a given radius so the spread of points represents azimuthal variation. The lines in the graph represent the LSR fitted function $ER_{Si}/ER_{Si,c} = (3400M_p + 1340)r^3 - 60r^2 + r + 1$ (r in m).
4.4.5 Microloading Characterization

The scaling parameter of the spatial filter must be determined to implement the depth model. By design, the shape of the microdonut leads to a simple form for the microloading $\mu_P$ at its center. For a sufficiently isolated single microdonut feature of the kind shown in Figure 4.14, assuming (4.23), the convolution in (4.21) reduces to an integral in the local microdonut coordinates $(\rho, \phi)$ with a simple solution at the center of the microdonut:

$$
\mu_{P,\text{donut}}(0, 0) = \int_0^{2\pi} \int_0^\infty L(\rho, \phi) W(\rho, \phi) \rho \, d\rho \, d\phi = 2\pi r_h + 2\pi a (r_o - r_i) = \mu_{P,\text{hole}} + \mu_{P,\text{ann}}.
$$

(4.40)

The first term in (4.40) represents the self-loading of the donut hole and the second term represents the loading of the center of the donut hole by the annulus. The etch rate at the center of the microdonut is

$$
ER_{Si}(0, 0) = (1 - \mu_{P,\text{hole}} + \mu_{P,\text{ann}}) ER_{\text{unloaded}},
$$

(4.41)

which can be re-expressed as

$$
ER_{Si}(0, 0) = ER_{Si,\text{hole}} - \mu_{P,\text{ann}} ER_{\text{unloaded}},
$$

(4.42)

where

$$
ER_{Si,\text{hole}} = (1 - \mu_{P,\text{hole}}) ER_{\text{unloaded}}.
$$

(4.43)

In practical terms, it is not possible to determine the unloaded etch rate $ER_{\text{unloaded}}$ because a structure of finite size must be used to measure the depth at any point. Normalizing (4.42) by $ER_{Si,\text{hole}}$ gives

$$
\frac{ER_{Si}(0, 0)}{ER_{Si,\text{hole}}} = 1 - 2\pi a (r_o - r_i) \frac{ER_{\text{unloaded}}}{ER_{Si,\text{hole}}}.
$$

(4.44)

As the radius of the hole decreases, $ER_{Si,\text{hole}}$ approaches $ER_{\text{unloaded}}$ and
which is the linear form used to determine empirically the value of \( a \) by varying the width of the annulus of the microdonut.

Two sets of microloading test structures were used to extract \( a \). In the first set, \( r_i = 60 \mu m \) and \( 200 \mu m \leq r_o \leq 10,200 \mu m \) (see Figure 4.14 (d)). In the second set, \( 60 \mu m \leq r_i \leq 8,000 \mu m \) and \( r_o = 10,000 \mu m \) (see Figure 4.14 (e)). The data for both sets of structures are shown in Figure 4.22. LSR is used to fit the line \( \frac{ER_{Si}(0,0)}{ER_{Si,hole}} \approx 1 - 9.1(r_o - r_i) \) (\( r_o - r_i \) in m), with \( R_c^2 = 0.93 \), from which the value \( a = 1.4 m^{-1} \) was extracted. The linearity of the data suggests Hill's function is valid, though there is still 7% variation in the data not explained by the variation in annulus width. Some of this inaccuracy arises from the test structure layout. The data points far below the line correspond to small microdonuts that were most close to microdonuts with large annulus widths (see Figure 4.14 (d)) and it is felt that these data points represent unaccounted microloading perturbations. These perturbations over a distance of 20 mm and the form of \( W \) suggest Jensen et al.'s [94] depletion radius concept is not appropriate for this chamber/process.
The self-loading of trench structures at the center of isolated trenches is similarly derived:

\[
\mu_{P,\text{trench}}(0, 0) = 2\pi \int_0^{\infty} L(\rho, \phi) W(\rho, \phi) \rho \, d\rho \, d\phi = 4a \left[ \int_0^{\phi_c} \int_0^{2\pi} d\rho \, d\phi + \int_{\phi_c}^{\pi} \int_0^{\frac{L_0}{2}} d\rho \, d\phi \right], \tag{4.46}
\]

where,

\[
\phi_c = \text{atan} \left( \frac{L_0}{w_o} \right). \tag{4.47}
\]

Equation (4.46) evaluates to

\[
\mu_{P,\text{trench}}(0, 0) = 2aw_o \left\{ \ln \left( \cos \frac{\phi_c}{2} + \sin \frac{\phi_c}{2} \right) - \ln \left( \cos \frac{\phi_c}{2} - \sin \frac{\phi_c}{2} \right) \right. \\
+ \left. \frac{L_0}{w_o} \left[ \ln \left( \cos \frac{\phi_c}{2} - \sin \frac{\phi_c}{2} \right) - \ln \left( \sin \frac{\phi_c}{2} \right) \right] \right\}, \tag{4.48}
\]

which, for the trenches used in this study (i.e. \( L_0 = 10w_o \)), reduces to \( \mu_{P,\text{trench}} = 8aw_o \).

### 4.4.6 ARDE Characterization

The final element needed for the implementation of the depth model is the reaction probability \( S \). To determine \( S \), three wafers each, of donut hole and trench ARDE structures, were processed for 5, 10, 30 and 60 min, which correspond to \( \tau = 91, 188, 578 \) and 1164 s, respectively. The depth data from these wafers are shown in Figure 4.23 and follow the trend reported by previous authors [67][75][81][78]. The model in (4.30) was fitted by LSR to the entire data set (see Figure 4.24 (a) and (b)) using a single value of \( S^*_{D'} = 0.24 \) with an \( R^2_c = 0.84 \). The maximum model error is \( \pm 10\% \). The model predicts greater depths for donut holes than is observed, but lesser depths for trenches. Empirical values of \( R_D \), calculated using the depth of smallest feature (circular hole) subtracted from the...
depth of the largest feature (rectangular trench), are plotted against the secondary axis of Figure 4.24 (b).

FIGURE 4.23 Etch depth data for a set of donut hole and trench test structures processed for 5, 10, 30 and 60 min, corresponding to total Si etch times $\tau = 91, 188, 578$ and $1164$ s, respectively. The solid markers represent depths for donut hole structures. The hollow markers represent depths for trench structures.

FIGURE 4.24 Comparison of experimental etch depth data and the semi-empirical unified etch model prediction from (4.30) with $S_D' = 0.24$ for (a) donut hole test structures of varying diameter and (b) trench test structures of varying width. The empirical ARDEM range $R_D$ plotted on the secondary axis is calculated by subtracting the depth of the smallest donut hole feature from the depth of the largest trench feature.

As a comparison to the Dushman approximation, numeric integration is used to fit (4.26) to the data using the Clausing factor $K_C$ with $S_C'$ being varied to obtain the best fit by LSR. The maximum error for this model is also $\pm10\%$ but with a best fit value of reaction probability $S_C' = 0.22$ with an
$R_c^2 = 0.85$. The numeric model using the Clausing factor and the analytic model (4.30) match to within 10% over all structures and the full range of depth. The predictions of (4.30) using the Dushman approximation and the numeric model using Clausing's factor are shown in Figure 4.25.

**FIGURE 4.25** Comparison of measured etch depth and modeled etch depths $D_D$ and $D_C$ with characteristic dimension $d$ after a 60 min anisotropic process time (i.e. 1164 s of Si etch time) for (a) circular holes and (b) trenches.

![Graph showing etch depth comparison](image)

### 4.4.7 Full Model Validation

The isolated holes, microdonuts and trenches used to characterize the process and validate the depth model from (4.30) and the numeric model using the Clausing factor are too simplistic to represent true IC layouts. A more complex layout was generated to emulate variations in density and feature dimension that might be encountered in a typical IC layout. The layout shown in Figure 4.26 (a) comprises four sets of trenches of varying width from 10 µm to 1000 µm, but constant $I_o/w_o = 10$. The sets of trenches are placed in regions of different local pattern density 0%, 33%, 66% and 100%. Pattern density is varied using square holes of varying size on a constant 10 µm pitch.
Chapter 4  Aspect Ratio Dependent Etch Modulation

FIGURE 4.26  (a) Varying pattern density layout for validating the use of the convolution in (4.21) to determine $\mu_P$. The pattern density of each of the four quadrants is varied using square holes of varying width on a constant 10 µm pitch. (b) Numerically computed image of $\mu_P$ for the layout in (a). Lighter regions have larger microloading.

white = Si, $L = 1$  black = resist, $L = 0$

The microloading of each structure is calculated using the convolution in (4.21) and applied in the numeric model using $K_C$ to predict the final etch depth. The convolution to determine $\mu_P(x,y)$ is implemented in Matlab® R2008a using the Fast Fourier Transform (FFT). The resulting microload map is shown in Figure 4.26 (b). Due to system memory constraints, the spatial filter and maximum layout dimension is 20,480 µm with a 10 µm pixel size. As mentioned in Section 4.2.3, the center pixel in the spatial filter is given a constant value and the scaling parameter $a = 14$ pixel$^{-1}$.

Three wafers were lithographically patterned and processed for 60 min each using the anisotropic conditions in Appendix C.2. The depth was measured on cross-sections using SEM. Graphs of the predicted etch depths and the actual depths are shown in Figure 4.27. The most striking result of this test is that the magnitude of the difference between the trench depths in the 100% density quadrant and the 0% density quadrant is accurately predicted by the numeric model compared to the measured data (4.3 µm and 5.2 µm, respectively), yet there is no significant difference between the measured trench depths of the 0%, 33% and 66% quadrants. This suggests the process regime is affected locally by the balance of species from the etching of Si and resist and is dependent on the proportion of Si and resist
in the vicinity of the structure. A subsequent test was performed using a coarser pitch of 100 \( \mu \text{m} \) to explore this possibility. A significant separation in etch depth was observed between the 0%, 33% and 66% quadrants but the variation with pattern density was still non-linear. Unfortunately, the etch rate in the chamber was 20% lower than in previous tests, indicating a problem with the hardware, so this result may not be a wholly valid comparison.

The numeric model underestimates the trench depth for trench widths up to 480 \( \mu \text{m} \), which is consistent with the analytic model error for isolated, single trenches in Section 4.4.6; however it overpredicts the depth for the 1000 \( \mu \text{m} \) wide trench. The shape of the numeric model prediction for the complex layout is not consistent with the increase in self-loading observed in the measured data for complex and simple layouts and for the analytic model prediction of depths for simple structures. The likely cause of this error is the separation of macroloading and the microloading into independent terms. In theory, they arise from the same mechanism, i.e. the reduction in available F for etching due to the amount of Si exposed to the plasma, and could be combined together in a single term. For layouts that have a uniformly distributed pattern across the wafer the separation of these terms may not be an issue, but for heavy, non-uniform density localizations this simplification may introduce additional errors.
### 4.5 ARDEM Summary

A unified, semi-empirical model of a time-multiplexed Bosch-type Si etch process is developed for an STS-ASE ICP etcher operating in a neutral-flux-limited process regime. The analytic model using the Dushman vacuum conductance correction factor comprises terms for spatial variation, Si macro-loading, microloading and ARDE and is accurate to within ±10% for donut hole and trench test structures ranging in size from 5 µm to 2000 µm for a fitted reaction probability \( S_{p}' = 0.24 \). A numeric model that captures the same sources of variation but which uses the Clausing factor in place of the Dushman factor is accurate to the same degree and matches the analytic model to within 10% over the parameter space with a fitted reaction probability of \( S_{C}' = 0.22 \). The trend of decreasing depth with increasing feature size above a critical feature size, an effect of structure self-loading, is accurately predicted by both models. The CW model of ARDE captures the variation in etch depth with time and the relative difference in etch rate of circular holes and rectangular trenches. Hill's \( 1/\rho \) microloading weighting function is shown to be valid by the linearity of the normalized etch rate for microdonut test structures, however other weighting functions may also prove valid.

It is shown that the analytic model has an advantage over the numeric model in that tapered structures can be accommodated within its framework. The prediction of the tapered model has yet to be tested and provides an opportunity for a future researcher to determine its validity. Alternatively, validation of these predictions could be made by driving the process conditions into a regime that leads to tapered profiles.

The validity of the numeric model using FFT convolution to compute microloading is tested for a complex layout comprising trench test structures embedded in four quadrants of varying pattern density. The errors in the numeric model predictions for the complex layout are consistent with the models for simple, isolated structures and the difference in depth between quadrants of maximum and minimum density are accurately predicted. No significant difference in etch depth is observed between the quadrant with minimum density (i.e. 0%) and those with 33% and 66% density suggesting a non-linear
effect of the local etchant and product composition on process regime and F availability is at play. More work is needed in this area to identify the chemical dynamics that produce this effect and incorporate them into the model. A simple first step would be to repeat this part of the study using oxide and Al masks that would produce a different chemical mix around the etching structure.

The practical issues of ARDEM mask generation are discussed and the method for manually sizing the features on the mask for both structure formation and uniformity enhancement is presented. There is a distinct opportunity and a discernible path for automating the generation of these masks for both applications but much work is necessary to encode a desired 3-D structure, define the constraints that limit the solution space and develop the algorithm to compute the solution and convert it to layout. The issue of 2-D space partitioning is critical and may prove the most difficult part of this task.

A final caveat to the reader: the model structure and characterization methodology are portable but the model parameters are not and must be determined for each process-chamber combination before designing ARDEM masks. Determining whether or not the Rangelow criteria is met and whether free molecular flow models can be applied is the first step.
“It’s not the heat; it’s the humility”

- Yogi Berra

Process flows are complicated objects and as such their failure modes can be subtle and unexpected. At times it is only when devices change in scale that certain failure modes become manifest. The unsanctioned discovery of such failure modes is a humbling experience for the process developer but is stimulating fodder for the researcher. The example of ARDE described in Chapter 4 illustrates this well. Chin et al. [67] were investigating the challenges of an expected device shrink and discovered that structures with very small openings etched slower than those with larger openings. At that time ARDE had not yet been observed because the hole dimensions had not been small enough compared to the film thicknesses to distinguish ARDE from background etch variation.

In this work, the goal of large mirrors with large scan angles and low power consumption drove the release etch process into a regime in which catastrophic electrical failure was caused by the loss of process selectivity to the TiW in the interconnect stack and to the W vias connecting different metal layers. The selectivity loss resulted in these materials being etched away as shown in Figure 5.1. It was discovered that the loss of selectivity is caused by a rapid increase in suspended device temperature after the Si under the suspensions is undercut. Related failure mechanisms, such as loss of DRIE anisotropy and CD loss have been reported by Qu and Xie [98] and Alper et al. [99], respectively. Qu
Chapter 5  Etch Heating

and Xie [98] made an estimate of a 100 °C temperature rise due to ion bombardment, but did not experimentally validate their estimate or consider other heating, or cooling mechanisms.

FIGURE 5.1 FIB cross-section and image of W via attack in a via chain suspending a 200 µm square plate. The via farthest to the left is open circuit.

This chapter details the investigation of etch heating and the loss of etch selectivity during plasma release etch. The plasma regime of the release etch process is established in order to identify the appropriate models to apply in the analysis. *In situ* infrared imaging is applied to demonstrate the magnitude of the temperature increase on suspended devices. A model is derived and fit to the device temperature data by LSR using the proportion of reaction heat absorbed by the structure as the sole fitting parameter. The relative contributions of the different heating and cooling mechanisms are quantified.

5.1 Effect of Temperature on Etch Selectivity and Temperature

Flamm [83] reported a decrease in selectivity with increasing temperature for the etching of Si and SiO₂ by F. The mechanism arises from the Arrhenius' relation describing the etch rate $ER_m$ of a material in a plasma:

$$
ER_m = \frac{\Gamma_m}{c_m} = A c e T^{0.5} \exp \left( \frac{E_A}{k_B T} \right),
$$

where, $\Gamma_m$ is the flux of the etched material out of the surface in mol·m⁻²s⁻¹, $c_m$ is the molar density of the etching material mol·m⁻³, $T$ is the temperature at the etching surface in K, $A$ is the pre-exponential
factor in $m^4K^{-1/2}s^{-1}mol^{-1}$, $c_e$ is the molar concentration of etchant species at the etching surface in $mol\cdot m^{-3}$, $E_A$ is the activation energy of the reaction in $J\cdot particle^{-1}$ and $k_B$ is Boltzmann's constant in $JK^{-1}particle^{-1}$. The selectivity of an etch process for two materials, X and Y, where Y is the more slowly etched material, is expressed as

$$S_{XY} = \frac{ER_X}{ER_Y} = \frac{A_X}{A_Y} \exp\left(\frac{(E_{A,Y} - E_{A,X})}{k_B T}\right)$$

(5.2)

and decreases toward the ratio of the pre-exponential factors as $T$ at the etching surface increases.

Flamm’s analysis is assumed to represent the phenomena causing the via attack shown in Figure 5.1. The next step is to identify the mechanisms by which heat is introduced to the structure. Ion bombardment and exothermic reaction heat are identified as candidates. Whenever heat flows into a structure its temperature will rise indefinitely unless there are channels through which heat flows out of the structure. Radiation to the surrounding chamber and the ambient and solid conduction through the device suspensions to the cooled substrate are identified as the cooling mechanisms. The power balance is then formed using appropriate expressions for the heating and cooling terms.

5.2 Plasma Regime

5.2.1 Plasma Parameters

Plasmas for material processing straddle regimes of sheath type (collisional to collisionless), flow type (laminar to turbulent) and plasma frequency (low, in which the ions follow the changing fields, to high, in which the ions can only respond to the DC field component) [97]. The equations describing the movement of ions and neutral species in the plasma are specific to the plasma regime and process chamber type in which they are found, so the establishment of the plasma regime is critical to the correct mathematical description of the plasma.
The plasma regime depends on several factors such as the chamber shape and size, the excitation type and frequency, the chemical constituents of the plasma, the flow rate and the pressure [97]. In turn, these conditions determine the gas density $c_g$, the composition profile of species in the plasma (profile - because species and their relative concentrations are necessary), the gas temperature $T_g$ and the electron temperature $T_e$. With the knowledge of these parameters and the materials exposed to the plasma, the regime can be identified and the process fully characterized. Unfortunately, with the exception of $c_g$, the other parameters are not known a priori and must be measured for each plasma. The measurement equipment and expertise were not available for this investigation so it is necessary to refer to the literature and make inferences about the aforementioned parameters.

The plasmas investigated in this chapter are an anisotropic Bosch-type DRIE process and an isotropic etch process listed in Appendix C.2. The test die is described in Section 5.6, but at this juncture it suffices to state that the bulk of the material exposed to the plasma is Al, Si, SiO$_2$ with trace amounts of TiW. In the remainder of this section, the process of inferring the defining parameters of the plasma, based on ICP etch systems and SF$_6$-based plasmas reported in the literature, is detailed. The estimation of the parameters is done to facilitate the qualitative categorization of the plasma regime and provide reasonable numerical accuracy for the analysis of microstructure heating during plasma release etch processes.

### 5.2.2 Etchant and Product Species

The primary constituent of the gas in-flow to the chamber is SF$_6$. In the anisotropic step there is a relatively small additional flow of O$_2$. The neutral F density in the bulk plasma $c_{Fb}$ is estimated to be on the order of 5% of the gas density based on the work of Ryan and Plumb [84].

The gas is introduced to the chamber through a showerhead at a rate between 130 sccm (isotropic step) and 143 sccm (anisotropic step), leading to a stagnation zone over the surface of the wafer in which neutral transport to, and product transport from, the etching surface are dominated by diffusion
processes. Kiehlbauch and Graves [95] simulated this plasma scenario for Cl etching of Si and found no radial flux component for product species over the surface of the wafer, from which we infer the transport of neutral species toward the surface is also predominantly axial. Economou et al. [96] used Monte Carlo simulation of Si etching by Cl in an ICP chamber with a similar flow regime to show that neutral concentration is constant within 50 mm of the wafer centre, which we infer by scaling, translates to a zone of constant F concentration within 25 mm of the wafer centre in this work.

The product stream in the etching of Si by F is predominantly SiF4 with a significant proportion of SiF2. Flamm [83] reported the range of SiF4 to be from 70% to 95%. With the assumption of 5% neutral F concentration in the plasma, the product flux is not a significant contributor to the transport behavior of neutral F, which is dominated by SF6.

The diffusivity of F in m²s⁻¹ in a mixture of F and SF6 is determined using the formula from Dushman and Lafferty [85]:

\[
D_{F-SF_6} = \frac{4 \sqrt{2}}{3 \pi p (\delta_F + \delta_{SF_6})^2} \left( \frac{k_B T_g}{\pi} \right)^{1.5} \left( \frac{1}{m_F} + \frac{1}{m_{SF_6}} \right)^{0.5},
\]

where \(p\) is pressure in Nm⁻², \(T_g\) is the gas temperature in K, \(k_B\) is Boltzmann’s constant, \(\delta_F\) and \(m_F\) are the atomic diameter in m and mass of F in kg, respectively, and \(\delta_{SF_6}\) and \(m_{SF_6}\) are the molecular diameter in m and mass of SF6 in kg, respectively. The values of \(D_{F-SF_6}\) are calculated using \(\delta_F = 100 \times 10^{-12}\) m [87], \(\delta_{SF_6} = 550 \times 10^{-12}\) m [88], \(m_F = 3.16 \times 10^{-26}\) kg and \(m_{SF_6} = 2.11 \times 10^{-25}\) kg [87].

### 5.2.3 Arrhenius Relation Parameters

The Arrhenius relation in (5.1) contains two parameters, the pre-exponential factor \(A\) and the activation energy \(E_A\) that must be known in order to predict the etch rate for a given temperature. The determination of these parameters is straightforward as shown by Manos and Flamm [101]. The etch...
rate is measured over a range of temperatures and plotted against the logarithm of the temperature. The gradient of the plot is used to extract $E_A$ and the intercept is used to extract $A$. This is done for the anisotropic and isotropic etch processes from 10 °C to 35 °C and the values are given in Table 5.1.

5.2.4 Ionic Flux Composition

The ionic composition of the plasma and the relative densities of each species are inferred from the mass spectrometric work of Goyette et al. [102] who studied the ionic composition and ion energy distributions in inductively-coupled SF$_6$ and SF$_6$/O$_2$ plasmas at 5 mT and 200 W and an SF$_6$/Ar plasma from 5 mT to 20 mT and 100 W to 300 W. The dominant trend of ionic composition with pressure is used to predict the ionic composition of the SF$_6$ and SF$_6$/O$_2$ plasmas in the CMU STS-ASE at 50 mT and 25 mT, respectively. For example, they reported that S+ was the predominant ion in a SF$_6$ plasma at 5 mT and 200 W but that for an SF$_6$/Ar plasma, a similar high S$^+$ proportion at 5 mT rapidly decreased with pressure until it reached trace levels in comparison to SF$_3^+$ and SF$_5^+$. This trend in S$^+$ proportion is assumed valid for the other plasmas they studied.

Goyette et al. found O containing ions in the SF$_6$ plasma, which they attributed to etching of the quartz chamber hardware. The CMU STS-ASE uses ceramic hardware, so O containing ions are not expected except when O$_2$ is added to the gas stream. By comparing the relative changes in the ionic species of the SF$_6$ and the SF$_6$/O$_2$ plasmas they reported, it is inferred that the absence of SO$^+$ and SOF$^+$ in the CMU SF$_6$ plasma translates to a commensurate increase in the proportions of SF$^+$ and SF$_2^+$, respectively, with a corresponding decrease in F$^+$. The ionic species expected in the CMU STS-ASE and their relative densities and plasma frequencies are listed in decreasing order of density in Table 5.1. SF$_5^+$ is the largest ion expected. Data on ionic cross-sections from [97] are used to make a very conservative estimate of collision cross-section for the calculation of ionic mean free path.
5.2.5 Gas Temperature

The gas temperature $T_g$ is estimated from the work of Piejak et al. [86] who analyzed the problem by considering the mechanisms by which the gas in a low pressure discharge chamber can heat and cool. They state that electron-atom elastic conditions and ion-atom charge exchange collisions are the main ways that electrical energy is transformed to heat in the bulk gas through the kinetic energy of the charged species. Electrons have a distribution of energies that Piejak et al. assumed to be Maxwellian so the power transferred through elastic collisions with atoms was integrated over the electron velocity space. Ions have a more narrowly defined velocity, and hence a more narrowly defined energy that depends on the ion mass, its mean free path and the electric field generating the plasma. With the concept of mean free path, the probability that an ion transfers its charge to an atom in the plasma, prior to colliding with the walls of the chamber, was defined and the rate of energy transfer was calculated. Piejak et al. went on to show that at low pressures (i.e. the mT pressure regime) the energy transferred to the gas by ion-atom charge exchange dominates with a maximum at ~1 mT. They solved the heat equation to determine the gas temperature at the center of the plasma.

As stated above, the main species in the DRIE process is SF$_6$ and the main ion is SF$_3^+$, or similarly heavy ions, for both isotropic and anisotropic processes. This leads to a factor-of-two reduction in the energy lost per ion-molecule collision compared to Piejak et al.'s calculation, with a commensurate reduction in gas temperature. The values of $T_g$ for the anisotropic and isotropic steps are listed in Table 5.1. Using the estimated values of $T_g$ from Table 5.1, the ideal gas law is applied to determine the gas density $c_g$.

5.2.6 Electron Temperature and Ion Density

Bhardwaj and Ashraf [65] reported ion density and electron temperature at the centre of the plasma generation region in an STS-ASE ICP chamber in which the wafer was raised to within 10 mm of the bottom plane of the RF coil (cf. the CMU chamber in which the coil-wafer separation is 130 mm). Their work explored an Ar plasma from 1 mT to 10 mT over a range of coil powers from 10 W to
800 W. From their report, the electron temperature $T_e = 2.8$ eV and the ion density $c_i = 2.7 \times 10^{-6}$ mol·m$^{-3}$ at 600 W coil power and 5 mT pressure.

Hori et al. [103] explored the magnitude and spatial distribution of $T_e$ and $c_i$ for an Ar plasma formed in a proprietary ICP reactor over a wider range of process pressures up to 20 mT. Their data indicates that $T_e$ is roughly constant with coil power but follows a power law for pressure and that $c_i$ saturates above 500 W but varies roughly linearly with pressure. Those trends are used to extrapolate the values extracted from Bhardwaj and Ashraf's work up to 25 mT and 50 mT for the anisotropic and isotropic processes, respectively and are shown in Table 5.1.

Rauf et al. [104] plotted the axial variation in $SF_3^+$ density in an ICP chamber and showed a decrease of almost an order of magnitude for $SF_3^+$ over a 20 mm distance from the centre of the plasma. Given a distance of 130 mm from the bottom of the RF coil in the CMU STS-ASE chamber, $c_i$ is estimated to decrease by three orders of magnitude between the plasma generation region and the wafer surface. The values of $c_g$ for the anisotropic and isotropic processes are given in Table 5.1.

### 5.2.7 Sheath Type

Sheaths can be collisional (i.e. ions experience collisions as they traverse the sheath) or collision-less, high frequency (i.e. the ion frequency is less than the frequency of the electric field variation in the sheath) or low frequency. The sheath classification depends on the ions in the plasma, the electron temperature, the frequency of the source and the sheath thickness. This section assesses the plasma characteristics to infer the sheath type.

The Debye length, which represents the distances over which electric field differences can be sustained, characterizes the plasma. Its value in m is given by [97]

$$\lambda_{\text{De}} = \left( \frac{\varepsilon_0 T_e}{q N_A c_i} \right)^{0.5}.$$  \hspace{1cm} (5.4)
where $\varepsilon_0$ is the permittivity of free space, $T_q$ is the electron temperature in eV, $c_i$ is the molar ion density $\text{mol} \cdot \text{m}^{-3}$, $N_A$ is Avogadro’s number and $q$ is the electronic charge.

The sheath thickness is derived from $\lambda_{De}$ using the Child law of space-charge-limited current in a plane diode [97]. For a given voltage across the sheath, which is approximated by the bias voltage $V_b$, the sheath thickness $t_s$ is

$$
t_s = \frac{\sqrt{2}}{3} \lambda_{De} \left( \frac{2V_b}{T_q} \right)^{0.75}.
$$

(5.5)

The mean free path of an ion in the plasma is determined using

$$
\lambda_i = \frac{1}{N_A c_g \sigma_i}.
$$

(5.6)

where $c_g$ is the gas density in $\text{mol} \cdot \text{m}^{-3}$ and $\sigma_i$ is the total collision cross-section for the ion in $\text{m}^2$ comprising elastic scattering and charge-transfer interactions. The collision cross-section can only be measured experimentally and could not be found independently for the ions identified as constituting the plasma in this study. Lieberman and Lichtenberg [97] provide a set of graphs for the cross-section of atoms varying in size from He to Ar for a range of voltages. These graphs are used to infer the collision cross-section.

The ion frequency $f_i$ represents the speed with which the ions can respond to time varying fields in the plasma. It is given by

$$
f_i = \frac{1}{2\pi} \left( \frac{q^2 N_A c_g}{\varepsilon_0 m_i} \right)^{0.5}.
$$

(5.7)

where $c_q$ is the electron density in $\text{mol} \cdot \text{m}^{-3}$ and $m_i$ is the ion mass in kg.

Table 5.1 lists the relevant plasma parameters for the determination of sheath type and the etch heating behavior for the structures in this investigation. The parameter values have been inferred for an
SF₆-based plasma in an ICP chamber for a particular set of process conditions and cannot be taken as representative of DRIE processes in toto.

**TABLE 5.1** Plasma parameters characterizing the Si etch steps of the Bosch-type, DRIE process in Appendix C.2 for an STS-ASE chamber.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Anisotropic</th>
<th>Isotropic</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>cₙ, gas density</td>
<td>1100</td>
<td>2100</td>
<td>x 10⁻⁶ mol·m⁻³</td>
</tr>
<tr>
<td>cₚ, F bulk density</td>
<td>50</td>
<td>110</td>
<td>x 10⁻⁶ mol·m⁻³</td>
</tr>
<tr>
<td>cᵢ, ion density</td>
<td>0.013</td>
<td>0.027</td>
<td>x 10⁻⁶ mol·m⁻³</td>
</tr>
<tr>
<td>Tₙ, gas temperature</td>
<td>350</td>
<td>380</td>
<td>K</td>
</tr>
<tr>
<td>Tₑ, electron temperature</td>
<td>1.9</td>
<td>1.6</td>
<td>eV</td>
</tr>
<tr>
<td>λₑ, Debye length</td>
<td>0.11</td>
<td>0.07</td>
<td>x 10⁻³ m</td>
</tr>
<tr>
<td>tₛ, sheath thickness</td>
<td>2.0</td>
<td>1.8</td>
<td>x 10⁻³ m</td>
</tr>
<tr>
<td>Ion species</td>
<td>SF₃⁺, SF₅⁺, SiF₃⁺, SOF⁺</td>
<td>SF₃⁺, SF₂⁺, SF₅⁺</td>
<td></td>
</tr>
<tr>
<td>σₙ, collision x-section</td>
<td>50</td>
<td>50</td>
<td>x 10⁻¹⁸ m²</td>
</tr>
<tr>
<td>λᵢ, SF₅⁺ mean free path</td>
<td>3.0</td>
<td>1.8</td>
<td>x 10⁻³ m</td>
</tr>
<tr>
<td>ηᵢ, relative ion density</td>
<td>0.3, 0.3, 0.2, 0.2</td>
<td>0.5, 0.3, 0.2</td>
<td>%</td>
</tr>
<tr>
<td>Γᵢ, ion flux</td>
<td>20 (17 - 22)</td>
<td>35 (29 - 40)</td>
<td>x 10⁻⁶ mol·m⁻²·s⁻¹</td>
</tr>
<tr>
<td>fₓᵧzx, ion frequency</td>
<td>6, 5, 6, 7</td>
<td>9, 10, 7</td>
<td>MHz</td>
</tr>
<tr>
<td>Dₓₙ₋SF₆, diffusivity</td>
<td>0.5</td>
<td>0.3</td>
<td>m⁻²·s⁻¹</td>
</tr>
<tr>
<td>Eₓₙ, activation energy</td>
<td>6</td>
<td>11</td>
<td>x 10⁻²¹ J</td>
</tr>
<tr>
<td>Aₓₙ, pre-exponential factor</td>
<td>240</td>
<td>480</td>
<td>x 10⁻⁶ m⁴K⁻¹/²·s⁻¹·mol⁻¹</td>
</tr>
</tbody>
</table>

Based on the estimated parameter values shown in Table 5.1, the ion mean free paths are approximately equal to the sheath thicknesses and the ions are unable to respond to the time varying sheath potential. Thus, the CMU STS-ASE processes can be approximated as operating in a high frequency plasma regime with a collisionless sheath.
5.3 Etch Heating Mechanisms

Ion bombardment and chemical reaction heat have been cited as significant sources of heat flux for substrates during plasma etch processes [86], [105], [106], [107], [108]. The relative magnitude of each contribution to the total heat flux into the substrate is dependent on the plasma chamber type, process conditions, process regime and reaction kinetics for a given gas mixture and substrate composition (i.e. both the materials to be etched and the masking materials).

Qu and Xie's analysis [98] of the temperature increase of a suspended microstructure during release etch considered only ion bombardment. That assumption is based on cited references [107], [109] that do not consider etching of Si by F in an STE-ASE ICP chamber using a SF₆-based plasma. In the STS-ASE chamber, the bias voltage on the substrate is controlled independently and the etch rate is significantly higher (on the order of m·min⁻¹) than in parallel plate reactors [107], or in the etching of Ir and Pt in CF₄/O₂ plasmas at substrate temperatures less than 100 °C [109]. Thus, the appropriate mechanisms to include in the analysis of etch process heating of suspended microstructures are reconsidered here.

5.3.1 Reaction Exothermicity

Kersten et al. [105] obtained data on F etching of Si in a parallel plate reactor that suggests reaction heat contributes to the temperate increase of a substrate, but their study does not analyze or quantify the effect. Kersten et al. [106] later reported that exothermic reaction heat contributes significantly to substrate heating in the cleaning of organic contaminants from a metal surface using a DC O₂ plasma. Given these reports, the high etch rate of Si by F in an ICP chamber and the large amount of heat \( \Delta H \) released in the formation of the main reaction products, SiF₄ and SiF₂ [101] (\( \Delta H_{\text{SiF}_4} = -1615 \text{ kJmol}^{-1} \) and \( \Delta H_{\text{SiF}_2} = -588 \text{ kJmol}^{-1} \) [110], cf. \( \Delta H_{\text{CO}_2} = -393.5 \text{ kJmol}^{-1} \) and \( \Delta H_{\text{CO}} = -110.5 \text{ kJmol}^{-1} \) [111]), the contribution of reaction heat to microstructure heating during Si release etch must be included in an etch heating analysis.
Etch rates typically vary over a surface, so the heat released by the etch reaction must be considered for a differential area and integrated over the surface to find the total heat released by the etch reaction. For a Si etch rate $ER_{Si}$ given by (5.1), the rate $dP_e$ at which energy is released into a structure from a small etching area $dA_e$ is

$$dP_e = \nu dA_e E_{R\text{Si}} c_{Si} \sum_k x_k \Delta H_k,$$

(5.8)

where $\nu$ is the proportion of reaction heat absorbed by the structure (1 - $\nu$ is the proportion carried off as translational, rotational and vibrational kinetic energy by the volatilized product species), $c_{Si}$ is the molar density of Si and $x_k$ is the fractional yield of the $k^{th}$ product species with reaction heat $\Delta H_k$ in Jmol$^{-1}$. For Si etching in F plasmas

$$\sum_k x_k \Delta H_k = x_{SiF_4} \Delta H_{SiF_4} + x_{SiF_2} \Delta H_{SiF_2},$$

(5.9)

where $x_{SiF_4}$ is expected to lie in the range from 70% to 90% [83]. Using (5.9), the product weighted reaction heat released in the etching of Si by F is between -1307 kJmol$^{-1}$ and -1564 kJmol$^{-1}$, a 20% variation. The product mix and the values of $x_k$ are assumed constant with temperature and process conditions. The value of $\nu$ is unknown and the authors do not know of any analysis of this parameter in the literature. $\nu$ is assumed to be constant across all etch products and over all temperatures for the purposes of this study.

The integrated form of (5.8) depends primarily on the shape of the surface being etched; however, the reality of the etching situation is convoluted by microloading, ARDE and ion and neutral shadowing, effects that are known to cause etch rate variation across structures. Pattern-based and spatial etch rate variations are dependent on the etch process and pattern being etched and therefore must be ana-
lyzed on a case-by-case basis. This aspect of the problem is analyzed in Section 5.8 where the test structure geometry and topography are presented in detail.

5.3.2 Ion Bombardment

For a high frequency, collisionless sheath, the ion motion is determined by the DC fields. The flux of the \( j \)th ionic species at the edge of the plasma sheath is

\[
\Gamma_{i,j} = c_{i,j} v_{B,j},
\]

(5.10)

where \( v_{B,j} \) is the Bohm velocity in ms\(^{-1} \), given by [97]

\[
v_{B,j} = \left( \frac{qT_q}{m_{i,j}} \right)^{0.5}.
\]

(5.11)

For collisionless sheaths, the flux at the wafer surface is equal to the flux at the sheath edge and is also given by (5.10). The total flux due to all ionic species is

\[
\Gamma_i = c_i(qT_q)^{0.5} \sum_{j} \frac{y_{i,j}}{m_{i,j}^{0.5}},
\]

(5.12)

where \( y_{i,j} \) are the fractional ion densities. Estimated values of \( \Gamma_i \) are given in Table 5.1 for the anisotropic and isotropic processes. The flux values in parentheses in Table 5.1 represent the fluxes that would be obtained if the heaviest or the lightest ion were the only species contributing to the flux. From these values, the uncertainty in the composition of the plasma leads to a maximum relative flux error of 17%.

For a bias voltage \( V_b \) applied to the wafer, the power incident on a structure of plan view area \( A_p \) is

\[
P_i = qA_p \Gamma_i V_b = q c_i A_p V_b (qT_q)^{0.5} \sum_{j} \frac{y_{i,j}}{m_{i,j}^{0.5}}.
\]

(5.13)
The uncertainty in \( c_i \) is the largest source of error in \( P_i \) and even with the good faith estimate put forward in Table 5.1, it is possible these values could still be off by as much as an order of magnitude. As \( P_i \) is a linear function of \( V_b \), the variation in structure temperature \( T \) with \( V_b \) is a good indicator of the magnitude of the flux and provides validation of the magnitude of the estimate.

### 5.4 Etch Cooling Mechanisms

Piejak et al. [86] considered radiation and plasma conduction as the significant cooling paths for the probes in their study as they were able to reduce conductive cooling through the probe shaft to a negligible value. In the present study, the test structures, which are described in Section 5.6, are designed so conduction through a suspension of known geometry is the main cooling path at temperatures < 75 °C, while radiation becomes significant only at temperatures > 100 °C. Analysis of cooling by plasma conduction for these structures using Dushman's formula for free molecular conduction [85] shows this mechanism leads to a heat flux at the ICP chamber platen temperature that is three orders of magnitude smaller than those due to radiation and solid conduction and its contribution decreases with increasing temperature. Plasma conduction is neglected in further analysis and heat transfer by solid conduction and radiation are considered exclusively.

#### 5.4.1 Radiation

The net power transfer by a diffusely radiating structure of surface area \( A_r \) and uniform emissivity \( \varepsilon \) at uniform temperature \( T \) with respect to its surroundings at temperature \( T_0 \) is

\[
P_r = \varepsilon \sigma A_r (T^4 - T_0^4),
\]

where \( \sigma \) is the Stefan-Boltzmann constant. Emissivity varies from material to material and also with the condition of the emitting surface, whether polished, rough, oxidized, etc. For Al, \( \varepsilon \) values from 0.01 to 0.5 [111], [112] have been reported and for Si, values around 0.1 [113]. The test structure sur-
faces are rough and darkened by the processing, a characteristic noted in all cases to be dominant and to increase emissivity, so the approximation of equal emissivities is reasonable.

A more contentious issue is the variation of \( \varepsilon \) with \( T \). Bartl and Baranek [112] reported on Al emissivity variation with a number of parameters including \( T \), for which \( \varepsilon \) varied from 0.025 to 0.032 from 300 K to 400 K. They note that previously published empirical relations are not universal. In light of the lack of agreement in the literature over the functional form of the relation between \( \varepsilon \) and \( T \), it is necessary to make the unsatisfactory assumption of constant \( \varepsilon \) over the range of temperatures observed in etch heating, with the awareness that this is a source of error.

### 5.4.2 Solid Conduction

A released microstructure has some form of suspension, or tether, preventing it from floating away and the suspension serves as a solid conduction path during processing when convection and gas conduction through the plasma is negligible. For a microstructure at temperature \( T \) suspended by \( N \) beams of length \( l \) and rectangular cross-section of width \( w \) and thickness \( t \), the power flowing through the suspension to thermal ground at temperature \( T_a \) is

\[
P_c = G_{th,s} \Delta T = \frac{N \kappa_{eff} wt}{l} (T - T_a),
\]

where \( G_{th,s} \) is the lumped, 1-D thermal conductance of the suspension and \( \kappa_{eff} \) is the effective thermal conductivity of a multilayer suspension.

### 5.5 Etch Heating Power Balance

The determination of the steady state temperature of a suspended microstructure is found by considering the power balance between heat input (\( P_i \) and \( P_e \)) to and heat output (\( P_r \) and \( P_c \)) from the microstructure:
Detailed expressions for $P_i$, $P_r$, $P_c$ and $P_e$, from (5.13), (5.14), (5.15) and the integrated form of (5.8), respectively, depend on the type and shape of the structure being etched. Section 5.6 to Section 5.8 describe the test structures used in this study and develops the power balance equation for two periods of interest during the release etch process.

5.6 Etch Heating Test Structures

The test structures used in this study are designed to mimic the CMOS-MEMS structures on which the loss of selectivity is observed (see Figure 5.1). The test structures are fabricated using a process flow that closely followed the post-CMOS process. The test structures and process flow are described in this section.

Two time periods in the release etch process are targeted for investigation: the anisotropic overetch and the isotropic overetch. Overetching is a necessary evil in any plasma etch process because the endpoint (i.e. that point in time when the etching film breaks through) is not constant from run to run, across a wafer, a chip or even a structure, due to effects like incoming mask and film thickness variation, spatial variation, microlodging and ARDE. In a release etch process, the overetch is that time period between the first structure on a wafer releasing and the last structure on the wafer releasing. In practice, these points in time are unknown, so the process developer adds a small amount of time to cover statistical variations. It is surmised that the damage to the vias in Figure 5.1 and the artifacts observed by Qu and Xie [98] and Alper et al. [99] are created during one of these overetches.

5.6.1 Etch Heating Test Structure Concept

In the final steps of CMOS-MEMS fabrication with backside ARDEM processing (see Section 3.3.2 and Section 3.3.3), the microstructures are released from the constraints of the substrate...
by anisotropically etching through the thinned Si in the device regions (Figure 5.2 (b) and (c)) and isotropically removing the Si under the suspensions of the microstructures (Figure 5.2 (d) and (e)).

Aspect ratio dependent etching (ARDE) adversely affects this part of the process such that the Si under narrow spaces breaks through later in the process than the Si under wide spaces. The isotropic release etch rate is also aspect ratio dependent, so microstructures next to narrow spaces release later than those next to wide spaces, and is exacerbated if wide beams are next to narrow spaces in the same structure that has narrow beams next to wide spaces. The result is a wide range of release times for different microstructures and a varied set of process conditions experienced by them.

The test structures for the etch heating investigation are designed to capture the variation in Si thickness that lead to a variation in breakthrough time in the anisotropic etch step and the variation in suspension beam width that lead to a variation in the undercut time in the isotropic etch step. The thickness of the Si is varied also to change $G_{th,s}$ in the anisotropic step. Convolution of these effects
with beam spacing is eliminated by isolating individual beams. A circular disc is chosen to emulate the device because of the simplifications it provided in temperature calculations and the elimination of corner curling.

5.6.2 Etch Heating Test Structure Fabrication

The detailed process flow used to fabricate the etch heating test structures is given in Appendix B.9. What follows is a brief description of the flow with figures to illustrate the structure topology. The test structures are formed on thermally oxidized, double-sided-polished <100>, 100 mm diameter Si wafers with thickness $t_w = 220 \mu m$. The thermal oxide thickness $t_{ox} = 1.5 \mu m$. The test chips comprise discs suspended by $N = 4$ fixed-fixed beams as shown in Figure 5.3 (a). To eliminate the need to plasma etch the backside oxide, the wafers are coated on the frontside with resist and buffered HF is used to remove the backside oxide before beginning test structure fabrication. To mimic the JAZZ CMOS metal stack, a $t_{TiW} = 0.1 \mu m$ layer of TiW is sputter deposited on the frontside, followed by a $t_{Al} = 0.7 \mu m$ layer of Al. The resultant stack of oxide/TiW/Al (see Figure 5.3 (b)) with $t = 2.3 \mu m$ approximates the relative dimensions of the layers in a m1 CMOS-MEMS beam. The upper layer of TiW on foundry CMOS-MEMS chips is etched away during the frontside oxide etch and the anisotropic Si etch, which is why the test structure is capped by Al and not TiW.
FIGURE 5.3 Suspended disc test structures for etch heating investigation. (a) SEM of suspended disc and cross-sectional schematic of the beam structure. (b) Optical microscope image of a disc structure after patterning. (c) Optical microscope image of the disc array on a single test structure die.

The test structure wafer is photolithographically patterned with arrays of disc test structures (see Figure 5.3 (c)). The Al and TiW are wet etched. The backside ARDEM pattern is formed photolithographically at the wafer-level. The wafer is then diced into individual test structure chips that are processed using the flow shown in Figure 3.6 and Figure 3.7. An exception occurs because the metal structures are not embedded in oxide but formed on top of it and so the oxide removal step of Figure 3.7 is modified. The test structure geometric design space is detailed in Table 5.2 and explores all 108 combinations of the geometric parameters.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Values (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$l$</td>
<td>25, 250, 500</td>
</tr>
<tr>
<td>$w$</td>
<td>5, 10, 20</td>
</tr>
<tr>
<td>$r$</td>
<td>50, 250, 500, 750</td>
</tr>
<tr>
<td>$t_{Si}$</td>
<td>25, 40, 80</td>
</tr>
</tbody>
</table>
5.7 Etch Heating Scenarios

Four scenarios occur in which the temperature of the microstructures is affected by the heating processes described in Section 5.3. These scenarios correspond to the periods in the release etch process shown in Figure 5.2 (b) to (e). The scenarios shown in Figure 5.2 (b) and (d) are characterized by evolving thermal isolation as the Si thins in the open areas of the structure, or is etched away under narrow structures. The scenarios shown in Figure 5.2 (c) and (e) are characterized by approximately constant heat fluxes and thermal conductances, provided anisotropy is maintained during the period shown in Figure 5.2 (c) and the Si under the suspension is not undercut.

A 1-D analysis of the time varying thermal conductance to ground, for a group of test structures through these four periods of the release etch, highlights the evolution of thermal isolation in suspended microstructures.

5.7.1 Anisotropic Si Etch to Breakthrough

The structure shown in Figure 5.3 (a) is decomposed into a thinning Si annulus surrounding the suspended disc, four metal/oxide multi-layer beams and the Si under the metal/oxide beams. During the anisotropic etch to breakthrough (Figure 5.2 (b) and (c).), the exposed Si thins continuously over time, while the Si beams under the metal develop. The thermal conductance of the thinning Si annulus is modeled as

\[
G_{th,ann} = 2\pi\kappa_{Si}(t_{Si} - ER_{Si}\tau_{aniso})\left[\ln\left(\frac{r + l}{r}\right)\right]^{-1},
\]

where \(\kappa_{Si}\) is the Si thermal conductivity and \(\tau_{aniso}\) is the elapsed time in the anisotropic etch step. The thermal conductance of the developing Si beam is

\[
G_{th,Sibeam} = \frac{Nw\kappa_{Si}ER_{Si}\tau_{aniso}}{l}.
\]
The total thermal conductance, $G_{th,1}$ of the structure during this period (Figure 5.2 (b)) is found by adding (5.17) and (5.18) to the lumped conductance of the metal-oxide suspensions:

$$G_{th,1} = \frac{Nw}{l} (\kappa_{eff}t + \kappa_{Si}ER_{Si}\tau_{aniso}) + 2\pi \kappa_{Si}(t_{Si} - ER_{Si}\tau_{aniso}) \left[ \ln\left(\frac{r}{r_{l}}\right) \right]^{-1}, \quad (5.19)$$

where $\kappa_{eff}$ for the test structure suspension is

$$\kappa_{eff} = \frac{\kappa_{Al}t_{Al} + \kappa_{TiW}t_{TiW} + \kappa_{ox}t_{ox}}{t}. \quad (5.20)$$

### 5.7.2 Anisotropic Overetch

After the Si breaks through in all areas there is an overetch period (Figure 5.2 (c)) whose duration depends on the uncertainty in $t_{Si}$ and etch rate variation of the process. The thermal conductance during the overetch, assuming no loss of anisotropy, is given by

$$G_{th,2} = \frac{Nw}{l} (\kappa_{eff}t + \kappa_{Si}t_{Si}) \quad (5.21)$$

and is constant until the end of the anisotropic etch step.

### 5.7.3 Isotropic Etch to Release

The conductance at the beginning of the isotropic process $G_{th,3}$ is equal to $G_{th,2}$, however, as the etch proceeds (Figure 5.2 (d)) the Si under the beams becomes narrower and thinner and the conductance of the structure develops as

$$G_{th,3} = \frac{N}{l} [w\kappa_{eff}t + \kappa_{Si}(w - 2ERSi\tau_{iso})(t_{Si} - ERSi\tau_{iso})], \quad (5.22)$$

where $t_{iso}$ is the elapsed time in the isotropic etch step.
5.7.4 Isotropic Overetch

After all the structures are released there is an overetch period (Figure 5.2 (e)) whose duration depends on the uncertainty in the process. The conductance during the over-etch period, provided there is no barrier metal attack, is

\[ G_{th,s} = \frac{N w_k \kappa_{eff}}{l}. \]  (5.23)

5.7.5 Thermal Conductance Variation During Processing

A plot of the structure conductance over the course of the release etch process, based on the above analysis, is shown in Figure 5.4. A Si etch rate of \( ER_{Si} = 33 \text{ nms}^{-1} \) is assumed for the purpose of calculation, so gradients and absolute times are for indication only.

**FIGURE 5.4** Graph of the variation in thermal conductance during the release etch process for several different geometries of suspended disc test structure.

5.8 Power Balance for Suspended Disc Test Structures

The two periods of constant conductance, corresponding to the over-etch periods of the anisotropic and isotropic process steps, shown in Figure 5.2 (c) and (e), respectively, are targeted in this study.
Assuming those scenarios, the power balance equation from (5.16) is resolved using expressions for the area parameters specific to the suspended disc test structure.

5.8.1 Anisotropic Overetch Power Balance

Provided the temperature of the structure remains low enough that there is no loss of anisotropy during the over-etch portion of the anisotropic process, ion bombardment is the only contributor to the heat flux into the structure. In this case, for the suspended disc structure, the area parameters from (5.13) and (5.14) become

\[ A_P = \pi r^2, \]  
\[ A_r = 2\pi r(r + t_{Si}). \]  

Because there is no Si etching during this period \( dA_e \) and hence \( dP_e \) are zero.

Substituting (5.24) and (5.25) into (5.13) and (5.14), respectively, into the power balance equation (5.16) gives

\[ T^A - T_0^A + \frac{N\kappa_{\text{eff}} wt}{2\pi\varepsilon\sigma r l (r + t_{Si})} (T - T_a) - \frac{qc_i r V_b (qT_{da})^{0.5}}{2\varepsilon\sigma (r + t_{Si})} \sum_{j} \frac{y_{i,j}^{0.5}}{m_{i,j}} = 0, \]  

which is the form of a quartic equation that can be solved analytically [114].

5.8.2 Isotropic Overetch Power Balance

At the start of the overetch in the isotropic process, the radiating surface area is approximated by (5.25) and the plan view area of the structure is given by (18). The etching surface at the start of the overetch is approximated by

\[ A_e = \pi r(r + 2t_{Si}). \]  

\[ A_r = 2\pi r(r + t_{Si}). \]
The radiating and etching areas are approximations because the Si under the disc etches laterally and vertically as the suspensions are undercut, however, if \( r \gg w/2 \) and \( t_{Si} \gg w/2 \) then the approximations are valid. The Si etch rate may vary over this area so \( P_e \) must be determined by integrating (5.8) over the etching surface. Substituting (5.1) for Si into (5.8) and integrating gives

\[
P_e = \int \nu K_1 c_F dA_e,
\]

where

\[
K_1 = A T^{0.5} \exp\left(\frac{E_A}{k_B T}\right)c_{Si} \sum_k \Delta H_k
\]

To proceed, it is assumed that \( \nu, A, E_A \) and the product mix are constant over the etching surface for all \( T \). These assumptions may not be valid, but no guidance on the variation of these parameters has been found in the literature, so they must suffice for now. Two potential sources of spatial etch rate variation, F concentration \( c_F \) and temperature \( T \), suggested by (5.28) are analyzed at this time.

### 5.8.3 Temperature Variation Within the Suspended Disc

A simple 1-D analysis shows that for the minimum suspension length \( l_{min} = 25 \mu m \), 94% of the temperature drop in the structure occurs across the suspension and increases to more than 99.99% as \( r \), \( t_{Si} \) and \( l \) increase and \( w \) decreases. The temperature is approximately constant within a suspended disc after the suspensions are undercut and therefore the impact of temperature gradients on cross-disc etch rate variation is negligible.

### 5.8.4 F Concentration Variation Along the Suspended Disc Sidewall

Analysis of \( c_F \) along the sidewalls of the disc and across the underside of the suspended disc structure is more detailed and requires the use of finite element analysis (FEA) and simplified solutions of the diffusion equation to derive functional forms for \( c_F \) that relate it to the structure geometry.
An abstracted cross-section of the radially symmetric suspended disc structure is shown in Figure 5.5 (a). The coordinates in the disc reference frame are \(z\), the vertical distance from the bottom of the test structure chip and \(\rho\), the radial distance from the geometric centre of the disc. Solution of the diffusion equation for the region adjacent to the sidewall of the disc leads to solutions containing Bessel functions of the second kind, which are not suitable for inclusion in the following analytic treatment, so the variation in \(c_F\) in this region is modeled using a function extracted from FEA data.

The boundary conditions of the FEA are given in Figure 5.5 (a). A constant F concentration boundary condition equal to \(c_{Fb}\) is applied at the gap between the suspended disc and the anchor, a simplification supported by the neutral transport and concentration data presented in [84] and [95] discussed in Section 5.2. Homogeneous boundary conditions of the third kind are applied at the exposed Si surfaces with the generalized transport coefficient \(h\) modeling the flux of F into the Si due to etching. The derivation of \(h\) is given below in Section 5.8.5. The symmetry plane at \(\rho = 0\) and the surface at \(z = 0\) are modeled as insulation with no F flux. A parametric linear solver is used in Comsol Multiphysics\textsuperscript{®} (3.5a with Matlab\textsuperscript{®}) to solve the system over the geometric parameter space for a range of \(T = 300\) K to 450 K. A Comsol script written in Matlab\textsuperscript{®} R2008a was used to run the model and iterate over the geometric parameter space. The Matlab\textsuperscript{®} script is listed in Appendix D.3.
The extracted data is linear in \( t_{Si} \) and \( T \) but non-linear in \( l \), with an interaction between \( l \), \( r \) and \( t_{Si} \). The \( l \) dependence and its interactions are modeled with an aspect ratio (\( AR = t_{Si}/l \)) factor using the Dushman vacuum correction factor [85] and a loading term comprising the ratio of the suspended disc plan area to the total structure plan area. The F concentration along the sidewall of the disc, from the surface \((z = t_w)\) to the bottom of the disc \((z = t_w - t_{Si})\) is modeled using the function

\[
c_F = c_{Fb}(1 + C_1(t_w - z)T) \left[ \left( 1 + C_2 \frac{t_{Si}}{T} \right) \left( 1 + C_3 \left( \frac{r}{r+l} \right)^2 \right)^{-1} \right]^{-1}
\]  

(5.30)

where \( C_1 \), \( C_2 \) and \( C_3 \) are fitting parameters. The test function is fitted to the FEA using LSR data using the FindFit function in Mathematica\textsuperscript{®}6 where the fitting parameters are \( C_1 = 1.897 \), \( C_2 = 0.245 \) and \( C_3 = 0.194 \). The correlation coefficient \( R_c^2 \) for the fit is 0.89. The Mathematica\textsuperscript{®}6 notebook used to perform the fit is given in Appendix D.4.

### 5.8.5 F Concentration Variation Under the Suspended Disc

The problem of solving the diffusion equation for the F concentration under the disc is simplified by approximating \( c_F(r,z) = c_F(r,t_{Si}) = c_{F0}(r) \). Given the radial symmetry of the test structure, and assuming the plasma is isotropic, the steady state distribution of \( c_F \) is the solution of

\[
\frac{\partial^2 c_F}{\partial \rho^2} + \frac{1}{\rho} \frac{\partial c_F}{\partial \rho} + \frac{\partial c_F}{\partial z} = 0 .
\]  

(5.31)

The abstracted 2-D space over which \( c_F \) is defined \((0 \leq \rho \leq r \) and \( 0 \leq z \leq t_w - t_{Si} \)) is shown in Figure 5.5 (b) along with the conditions at each boundary. The boundary condition of the 3\textsuperscript{rd} kind at \( z = t_w - t_{Si} \) links the flux of F into the Si to \( c_F \).

From Fick’s Law, \( \Gamma_F \), the flux of F is related to \( c_F \) by

\[
\Gamma_F \bigg|_{z = t_w - t_{Si}} = -D_{F-SF_6} \frac{\partial c_F}{\partial z} .
\]  

(5.32)
Assuming SiF₄ is the only etch product

\[ \Gamma_F \bigg|_{z = t_w - t_{Si}} = 4 \Gamma_{Si} \]  

based on reaction stoichiometry, where \( \Gamma_{Si} \) is the flux of Si out of the surface. From (5.1),

\[ \Gamma_{Si} = c_{Si} E R_{Si} = A c_{Si} c_F T^{0.5} \exp \left( \frac{E_A}{k_B T} \right) . \]  

Substituting (5.34) and (5.33) into (5.32) and rearranging to solve the boundary condition at \( z = t_w - t_{Si} \) yields

\[ h = 4 c_{Si} A \frac{T^{0.5}}{D_{F-SF_6}} \exp \left( \frac{E_A}{k_B T} \right) . \]  

The general solution of \( c_F \) under the suspended disk is adapted from Özisik [115]

\[ c_F(\rho, z) = \sum_{m = 1}^{\infty} c_{F0} \frac{\cos(\beta_m^* z)}{N(\beta_m)} \int_0^{t_w - t_{Si}} \cos(\beta_m^* z') dz' . \]  

where

\[ I_0(x) = 1 + \frac{1}{4} x^2 + \frac{1}{64} x^4 + \frac{1}{2304} x^6 + \text{higher terms} \]  

is the modified Bessel function of the zero\(^{th}\) order,

\[ N(\beta_m) = \left( 2 \frac{\beta_m^2 + h^2}{(t_w - t_{Si})(\beta_m^2 + h^2) + h} \right)^{-1} \]  

is the norm of the eigenfunction and \( \beta_m \) is the \( m^{th} \) eigenvalue and the root of

\[ \beta_m \tan[\beta_m(t_w - t_{Si})] = h . \]
The roots of (5.39) are determined using the FindRoot function in Mathematica®6 over the temperature range from 300 K to 425 K for each value of $t_{Si}$ (ex. for $t_{Si} = 25$ mm and $T = 425$ K, $\beta_m = 462$, $16,124$ and $32,228$ m$^{-1}$, $m = 1, 2, 3$). The Mathematica®6 notebook for extracting the eigenvalues is listed in Appendix D.5. Evaluating the integral in (5.36) and substituting (5.37), (5.38) and the roots of (5.39) into the resulting expression, it is found that the 1st order eigenvalue term dominates 99.7% of the solution at a minimum, such that

$$c_F(\rho, t_w - t_{Si}) \approx K_2 c_{F0} I_0(\beta_1 \rho) I_0(\beta_1 r),$$  \hspace{1cm} (5.40)

where

$$K_2 = \frac{\sin[2 \beta_1(t_w - t_{Si})]\left(\beta_1^2 + h^2\right)}{\beta_1 [(t_w - t_{Si})(\beta_1^2 + h^2) + h]}.$$  \hspace{1cm} (5.41)

Equation (5.40) is substituted into (5.28) and integrated in cylindrical coordinate space to obtain the etch reaction heat power from the underside of the Si disc:

$$P_{e, \text{underside}} = \frac{\nu c_{F0} K_1 K_2}{I_0(\beta_1 r)} \int_0^{2\pi} \int_0^r \left(1 + \frac{1}{4}(\beta_1 \rho)^2 + \frac{1}{64}(\beta_1 \rho)^4 + \frac{1}{2304}(\beta_1 \rho)^6\right) \rho d\rho d\phi.$$  \hspace{1cm} (5.42)

Evaluating (5.30) at $z = t_w - t_{Si}$ to obtain an expression for $c_{F0}$ and substituting this into (5.42) gives

$$P_{e, \text{underside}} = \pi \nu c_{Fb} K_1 K_2 r^2 (1-C_1 t_{Si} T) \left[\left(1 + C_2 \frac{t_{Si}}{T}\right)^2 \left(1 + C_3 \left(\frac{r}{r + l}\right)^2\right)^{-1} \phi \right] \rho \rho \phi.$$  \hspace{1cm} (5.43)

The contribution to etch reaction heat from the sidewall of the disc is determined by substituting (5.30) into (5.28),
which evaluates to

\[ P_{e,\text{sidewall}} = 2\pi \nu c_{FB} K_1 r t_{Si} \left[ 1 + \frac{C_1 t_{Si} T}{2} \right] \left[ \left( 1 + C_2 \left( \frac{r}{r + l} \right)^2 \right) \left( 1 + C_3 \left( \frac{r}{r + l} \right)^2 \right) \right]^{-1} \cdot \int_{0}^{t_w} \int_{t_w - t_{Si}}^{t_w} (1 + C_4 (t_w - z) T) dz \, d\phi. \] (5.45)

The total etch reaction power is

\[ P_e = P_{e,\text{underside}} + P_{e,\text{sidewall}}. \] (5.46)

The power balance model comprising (5.13), (5.14), (5.15), (5.43) and (5.45) does not have an analytic solution. However, each parameter is known, has been measured, derived or inferred, with the exception of \( \nu \). The model contains five independent variables: suspension width \( w \) and length \( l \), Si thickness \( t_{Si} \), disc radius \( r \) and bias voltage \( V_b \). To determine a value for \( \nu \), Mathematica® 6 is used to fit the model to the experimental data using LSR with \( \nu \) as the fitting parameter. The Mathematica® 6 notebook for performing this fit is listed in Appendix D.6. For any given value of \( \nu \), the temperature solution \( T \) for each set of geometric and process conditions is found iteratively because it depends on the eigenvalues \( \beta_m \) which are dependent on the generalized transport coefficient \( h \) which in turn is dependent on \( T \). The convergence tolerance for the solution algorithm is \(< 0.5 \, ^\circ C \). The initialization temperature is 27 °C for all structures. Convergence is achieved within two iterations for most structures and within 15 for all.
5.9 Etch Heating Experiment

5.9.1 Infrared Camera Configuration

The experimental setup for IR imaging of the suspended disc test structures is shown in Figure 5.6. An SC4000 IR camera from FLIR with InSb lens is used, which is sensitive in the range 3 µm to 5 µm [116]. For valid thermometric measurements, the emissivity $\varepsilon$, the object distance from the lens $l_o$, the reflected temperature from the object $T_{\text{refl}}$, the ambient temperature $T_{\text{amb}}$, the relative humidity $RH$ of the atmosphere, the temperature of the external optics $T_{\text{win}}$ and the transmission $\tau_{\text{win}}$ of the external optics (i.e. the CaF$_2$ window) are needed. The system parameters are determined using two different objects on the ICP chamber platen: an oxide coated Si wafer and a test structure chip mounted on an oxide coated Si wafer. The values of these parameters for the test chip setup are given in Table 5.3.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\varepsilon$, emissivity</td>
<td>0.95</td>
<td></td>
</tr>
<tr>
<td>$l_o$, object distance</td>
<td>0.25</td>
<td>m</td>
</tr>
<tr>
<td>$T_{\text{refl}}$, reflected temperature</td>
<td>45</td>
<td>°C</td>
</tr>
<tr>
<td>$T_{\text{amb}}$, ambient temperature</td>
<td>20</td>
<td>°C</td>
</tr>
<tr>
<td>$RH$, relative humidity</td>
<td>30</td>
<td>%</td>
</tr>
<tr>
<td>$T_{\text{win}}$, CaF$_2$ window temperature</td>
<td>45</td>
<td>°C</td>
</tr>
<tr>
<td>$\tau_{\text{win}}$, CaF$_2$ window transmission</td>
<td>0.95</td>
<td></td>
</tr>
<tr>
<td>Preset frame rate</td>
<td>2</td>
<td>Hz</td>
</tr>
<tr>
<td>Preset range 1</td>
<td>10 - 90</td>
<td>°C</td>
</tr>
<tr>
<td>Preset range 2</td>
<td>50 - 150</td>
<td>°C</td>
</tr>
<tr>
<td>Preset range 3</td>
<td>150 - 350</td>
<td>°C</td>
</tr>
</tbody>
</table>
A transmission of $\tau_{\text{win}} = 0.95$ is used for the CaF₂ window [117] and it is assumed to have the same temperature as the chamber lid in which it is mounted. The camera is positioned above the ICP viewport in the service corridor of the cleanroom as shown in Figure 5.6 (b). The ambient temperature $T_{\text{amb}}$ and humidity $RH$ in this area is controlled to within ±1 °C and ±3%, respectively. With no plasma formed in the chamber it is assumed that the surface temperatures of the wafer and the test chip equals the platen temperature. The SC4000 has a single emissivity value for the object, which comprises all the materials in the field of view. For the test chip setup in this study, the field of view contains the test chip (Al and Si) and the carrier wafer (oxide). A single emissivity value is determined for each calibra-
tion object by adjusting the emissivity until the measured temperature of the surface (Al in the case of
the test chips) equals the platen temperature. The emissivity value of $\varepsilon = 0.95$ for the Al surface of the
test chips is very high for Al compared to published values [111], but is consistent with the rough,
grainy surface of the Al and the darkness of its appearance. A lower value would lead to unrealistically
high output temperatures. The reflected temperature $T_{\text{refl}}$ is assumed to equal the ICP chamber lid tem-
perature (see Appendix C.2). For both calibration objects, no temperature change was observed when
the plasma was turned on so it was concluded that the plasma did not affect the reflected temperature
and no adjustment was needed to the transmission value of the external optics.

The parameters in Table 5.3 are used to calculate the structure temperature $T$ according to

$$
T = \left( \frac{V_{\text{cam}}}{\varepsilon \sigma_{\text{win}} g_{\text{cam}}} - \left( \frac{1}{\varepsilon} - 1 \right) T_{\text{refl}}^4 - \frac{1}{\varepsilon} \left( \frac{1}{\tau_{\text{win}}} - 1 \right) T_{\text{amb}}^4 \right)^{0.25}
$$

(5.47)

where $V_{\text{cam}}$ is the camera output voltage and $g_{\text{cam}}$ is the proprietary camera gain [118].

### 5.9.2 Etch Heating Test Structure Etch Process

The test chips were etched using the process in Appendix C.2. During each step, the SC4000 cap-
tured the IR emissions from the Al surface of the test chips at a frame rate of 2 Hz. The camera and
software are able to operate up to 420 Hz, but the data connection used in the setup results in too many
dropped frames above 2 Hz. Following the anisotropic process, a 2 min polymer removal process was
performed to remove all sidewall inhibitor polymer. This was done to ensure equivalent sidewall con-
ditions on all suspended disc test structures and to avoid convolution of temperature driven loss of
selectivity and anisotropy with temperature driven variations in sidewall inhibitor thickness and etch
rate. To ensure that all suspended disc test structures were released during the isotropic process, the
step was run for $\geq 9$ min, even though it resulted in the destruction of many suspended disc test struc-
tures. The isotropic process was run at the platen power listed in Appendix C.2 on one set of test die
and at two other platen powers. For each platen power in the isotropic process, the bias voltage $V_b$ was recorded as an experimental variable.

The temperature of a structure during processing is found from the thermometric IR data by defining multi-pixel regions-of-interest (ROIs) on the structure and extracting the pixel-averaged temperature of the area. The temperature difference of a suspended disc, with respect to the anchor, is determined by subtracting the temperature of the anchor of the disc from the disc temperature. The extraction is done for each preset range. The extracted data for each preset range is compiled into a single table and the transitions across the preset ranges are identified to partition the data into a single continuous data set representing the temperatures and temperature differences with respect to the anchor temperature. The PERL (v5.6.1) script used to extract, process and compile the temperature data is listed in Appendix D.2.

5.10 Etch Heating Temperature Profiles

5.10.1 Temperature Profile During Anisotropic Etch

Figure 5.7 shows the measured temperature for a small set of suspended disc test structures during the anisotropic etch process. The temperature difference with respect to the anchor has no distinctive features and is less than 2 °C in all cases. It is postulated that the higher temperature during the passivation step compared to the etch step is caused by the inhibitor species giving up their kinetic energy as they condense on the suspended discs.
5.10.2 Temperature Profile During Polymer Removal

The suspended disc temperature during the polymer removal step is shown in Figure 5.8. Similar to the anisotropic process, the temperature difference with respect to the anchor is featureless but less than 1 °C. After the plasma turns on in the polymer removal process, there is a rapid rise followed by a gradual decrease in temperature. This may represent the oxidation of the polymer in an exothermic reaction.
5.10.3 Temperature Profile During Isotropic Etch

The measured temperature differences with respect to the anchor during the isotropic etch process, for a representative sample from a single test chip with $t_{\text{Si}} = 80 \, \mu\text{m}$, are shown in Figure 5.9 (a). IR images taken from the chip are shown in Figure 5.9 (b). The images are taken from four different time intervals in the isotropic etch process. In the IR images, the increase in temperature is indicated by a change from black to white. As expected, based on the process schematic in Figure 5.2 (d) and (e), the structures with the narrowest suspensions (i.e. $5 \, \mu\text{m}$) release first (Figure 5.9 (b) image B) and the structures with the widest suspensions (i.e. $20 \, \mu\text{m}$) release last (Figure 5.9 (b) image D).

![Figure 5.9](image)

The graph in Figure 5.10 shows the temperature difference $\Delta T$ with respect to the anchor from the same structure on three separate chips with different values of $t_{\text{Si}}$. The temperature remains high only while there is Si under the disc. Once the Si is etched away the temperature drops, which occurs earlier in the process for smaller $t_{\text{Si}}$. The temperature drops later in the process on the test structure with the $750 \, \mu\text{m}$ radius disc compared to the same thickness disc with $500 \, \mu\text{m}$ radius because of variation in
etch rate under the disc due to reactant transport along the underside of the disc. Si remains under the
disc at the end of the process for the thickest Si layer (i.e. 80 µm).

**FIGURE 5.10** Graph of the temperature difference $\Delta T$ with respect to the anchor for a number of suspended disc test structures from chips with varying $t_{Si}$. The test structures each has a suspension length $l = 500$ µm and a disc radius $r = 500$ µm, except where indicated. The spikes in the graphs after the temperature drop are artifacts from the transitions between IR camera presets.

The graph in Figure 5.11 shows the temperature difference with respect to the anchor from a single chip, for structures with radius $r = 250$ µm but different suspension widths and lengths. Figure 5.9, Figure 5.10 and Figure 5.11 illustrate the characteristic types of temperature profile observed throughout the isotropic release etch process. Causes of the different profiles and the data that point to them are discussed in Section 5.10.4.
FIGURE 5.11 Graph of the temperature difference $\Delta T$ with respect to the anchor for a number of suspended disc test structures of radius 250 $\mu$m from a single chip but with varying suspension width and length. The transient spike in the temperature at the time of release is currently unexplained and requires further investigation.

5.10.4 Causes of Variation in Etch Temperature Profile

Following the release process, a subset of the test chips was demounted from the oxide carrier wafer and flipped over to measure the remaining backside Si thickness and the Si and TiW undercuts. Surface profile scans of the Si on the underside of the discs were made after etch using a KLA-Tencor P15 and compared to the surface profile before etch (see Figure 5.12 for comparison of the two discs). The change in the shape of the Si disc from cylindrical before etch to conical after etch is indicative of etch rate variation along the underside of the suspended disc during processing and is attributed to F concentration variation. The Si shapes support the analysis of the source of etch rate variation made in Section 5.8. This evidence coupled with the lack of temperature increase during the anisotropic and polymer removal etch processes, the significant rise in temperature during the isotropic etch process and the significant decrease in temperature as the Si under the discs is etched away (see Figure 5.10) leads to the conclusion that the exothermic reaction heat of the Si-F reaction is the dominant heat source for this chamber and process.
Optical microscope images of the backside of the structures are shown in Figure 5.13. The edge of the remaining Si is not in the same focal plane as the backside of the oxide/TiW/Al discs and the suspensions because of the thickness of the Si and the depth of focus limitation of the microscope. While not accurately measurable, the lateral etching of the Si under the disc is clearly visible. On the disc shown, Si remains at the end of the process, but on other discs and other chips, the Si is completely removed by the end of the isotropic process. In Figure 5.13 (b), the edges of the laterally etched TiW and Si and the unetched oxide are shown. The edge of the Al is not coincident with the edge of the oxide because it is curled up under the action of residual stress. The TiW in the suspension at the anchor side is the full width of the suspension in Figure 5.13 (c) but is laterally etched away completely near the connection to the disc.

The post-etch appearance of the TiW in the suspensions is due to lateral, thermally accelerated etching and loss of selectivity per (5.2). The lateral TiW tapering is a reflection of the temperature gradient along the suspension. Lateral etching of Si and TiW, modulated by the temperature of the suspended structures and dependent on the process conditions and the geometry of the structures are the
cause of the various temperature transients in Figure 5.9, Figure 5.10 and Figure 5.11. The exothermic reaction power input to the structure decreases throughout the process as the surface area of the Si reduces and the distance the F must diffuse to reach the remaining Si increases. At the same time, the thermal conductance is decreasing as the TiW is etched away.

**FIGURE 5.13** (a) Optical microscope image of the backside of a suspended disc test structure after release etch. (b) Optical microscope image of the suspension connection to the disc. Due to the magnitude of the TiW undercut and the stress in the Al, the Al is curling up so its edge is not coincident with the edge of the oxide. (c) Optical microscope image of a suspension in which the variable erosion of the TiW along the suspension is visible.

**5.11 Temperature Model Compared to Thermometric Data**

A series of graphs is shown in Figure 5.14 to Figure 5.18. The graphs are a digest of the complete dataset designed to show the key trends in disc temperature and to demonstrate that the fitted power balance model captures the important qualitative characteristics of the experimental data and is a reasonable first order numerical match to the data. The model is fit to the data using LSR with $\alpha$ as the only fitting parameter. The Mathematica®6 notebook for performing this fit is listed in Appendix D.6. The best fit of the model to the data was achieved with $\nu = 0.26$, which resulted in a $R^2_c = 0.89$.

A consequence of the variation in F concentration along the sidewall and underside of the discs is the maximum in the temperature variation with disc radius. In the model, heat loss by radiation increases at a faster rate than the heat input due to the Si-F reaction and this is reflected in the data for long, narrow suspensions as shown in Figure 5.14. As the suspension decreases in length and increases
in width the overall temperature decreases due to greater conductance and the maximum of temperature shifts to larger radii.

**FIGURE 5.14** Variation in suspended disc temperature $T$ as a function of disc radius $r$ for suspensions of various widths $w$, suspension lengths $l$ of (a) 500 $\mu$m and (b) 250 $\mu$m, both with Si thickness $t_{Si} = 40 \mu$m. The markers represent the measured data and the lines represent the model predictions.

Figure 5.15 and Figure 5.16 show trends of temperature $T$ with suspension length $l$ and width $w$, respectively. They represent the effect of thermal conduction along the suspension and follow expected trends. For large radius structures, the measured temperature variation with $l$ is non-linear, which is predicted in the model by the interplay of conduction and radiation.

**FIGURE 5.15** Variation in suspended disc temperature $T$ as a function of suspension length $l$ for various disc radii $r$, suspension width $w = 10 \mu$m and Si thickness $t_{Si} = 40 \mu$m. The markers represent the measured data and the lines represent the model predictions.
The weakest experimental trends are observed in the temperature variation with bias voltage $V_b$ (Figure 5.17) and Si thickness $t_{Si}$ (Figure 5.18). There is no response of the structure temperature $T$ to $V_b$ across all disc radii. This behavior is consistent across the entire dataset and substantiates the inference of a very low ion flux at the device surface in Section 5.2. The Si thickness has a small impact on structure temperature. There is an obvious model weakness in the prediction of temperature for small values of $t_{Si}$ and small values of $r$ that probably arises from the simplifications needed to model the F concentration along the sidewall and the use of that model in the prediction of F concentration along the underside of the disc.

Across the entire parameter space, the model accuracy ranges from 50% to better than 2%. The errors arise from the estimation of the model coefficients, the simplifications applied in deriving analytic expressions for F concentration, the variations in the temperature profiles of the structures and the extraction of a single characteristic temperature $T$ to represent an evolving thermal profile.
FIGURE 5.17 Variation in suspended disc temperature $T$ as a function of DC bias $V_b$, for various disc radii $r$, suspension length $l = 500 \, \mu m$, width $w = 10 \, \mu m$ and Si thickness $t_{Si} = 40 \, \mu m$. The markers represent the measured data and the lines represent the model predictions.

FIGURE 5.18 Variation in suspended disc temperature $T$ as a function of Si thickness $t_{Si}$ for various disc radii $r$ and a suspension length $l = 500 \, \mu m$ and width $w = 10 \, \mu m$. The markers represent the measured data and the lines represent the model predictions.

5.12 Impact of Etch Heating Model

5.12.1 Relevance to Other Processes and Chamber Types

The dominant cause of undesired temperature increases in suspended microstructures during Si release etch is the exothermic heat of reaction of Si and F in the formation of SiF$_4$ and SiF$_2$. Temperature increases during the anisotropic part of the release etch process are negligible. These results are
shown for a Bosch-type process in a commercially available ICP etcher by measuring suspended microstructure temperatures using \textit{in situ} thermometric IR imaging, analyzing the variation in temperature profiles throughout the process and fitting an analytic model to the data. The conclusion is valid for the process chemistry, process regime and chamber type described in this paper but must be validated for other chamber types, chemistries and regimes. For example, in an ICP etcher in which the wafer is much closer to the plasma generation region than the 130 mm of the tool used here, the ion density could be two to three orders of magnitude higher than inferred for this analysis and the contribution of ion bombardment to suspended microstructure temperature increases could predominate. In such a case, the temperature rise during the anisotropic part of the process may become significant. In that respect, the conclusions of this work can be applied only narrowly to a small set of etch process chambers.

5.12.2 \textit{Scope of Power Balance Model}

The power balance model includes heating by reaction heat and ion bombardment and cooling by conduction through the solid suspension and by radiation to the reactor body. Thermal conduction is the main cooling mechanism for small structures with wide, short suspensions while radiation increases in significance as the suspensions narrow and lengthen and the surface area of the structure increases. The trend of decreasing structure temperature with increasing structure area above a certain critical dimension is captured in the model by vacuum conductance limited F concentration variation along the sidewalls and underside of the structures. In effect, as structures increase in area, the volume of Si reacting per unit time does not increase as fast as the radiating surface area.

The power balance model explains 89\% of the variation seen in the measured data using the reaction heat absorption coefficient $\nu = 0.26$ as the fitting parameter. This work is thought to be the first time that the reaction heat absorption coefficient has been quantified and it serves as a "stake in the ground" for future refinement and understanding of this parameter. The model fits the suspended
Chapter 5  Etch Heating

microstructure temperatures with an accuracy from 2% to 50%, depending on the radius of the disc and the conductance of the suspension. Agreement between model and experiment improves when solid conductance dominates the heat loss mechanism and the disc temperatures are low. This suggests that more work is needed to identify the exact reaction product mix, its temperature variation and the temperature and product dependence of $\nu$.

5.12.3  Implications for Device Design and Process Choice

The power balance model, and the means by which it is built up, provide to the microsystem design and processing community a degree of insight into the mechanisms of selectivity and anisotropy loss during the critical process step of microstructure release etch. Trade-offs in the size of a suspended structure, the amount of thermal isolation and the etch rate are brought to light that were previously appreciated only intuitively. For example, design rules can be developed using the power balance model to provide a maximum limit on thermal isolation for a given size structure, but, if a large structure must be highly thermally isolated, the process developer is guided to reduce the etch rate significantly.

5.12.4  Directions for Further Research

In developing the model, many inferences are needed to quantify the model coefficients and simplistic approximations are made in the derivation of the F concentration variation along the structures. Much refinement is possible by researchers with the equipment and know-how to measure ion flux, electron temperature, plasma temperature, F concentration, product composition, etc. directly and feed these accurately measured values back in to the model to truly test its validity. The variety of microstructures, device topologies and fabrication technologies ensures that the evolution of thermal isolation during processing will continue to be an area of concern and of fruitful research in the design of reliable, manufacturable devices.
The propensity of the microsystems researcher to exploit secondary etch effects leads one to envision a scenario in which selective structure heating during release etch is used to achieve desirable process outcomes that are currently impractical to achieve by conventional means. To make use of the effect in a predictable and scientifically repeatable way, the power balance model needs to be refined, the fixed inputs to the model must be determined with greater accuracy and the variations in etchant concentration, species mix and temperature across the etching structure must be modelled more exactly. In the final case, an iterative, coupled FEA model would seem to provide the only means by which these parameters can be calculated to the required degree of accuracy.
“A man who carries a cat by the tail learns something he can learn in no other way.”

- Mark Twain

The moment of truth in the life cycle of a MEMS device arrives when the voltage is applied to the terminals and the output is measured and compared with theory. It is often an occasion to ponder what more needs to be understood about the physics of the device for the theoretical models to be representative of the observations. But when the device doesn’t perform as expected, the lack of match between theory and experiment may be due to a divergence in the assumed and actual values of a parameter, such as a geometric dimension or a material property. Thus, in characterizing MEMS devices and validating theoretical models, it is insufficient to measure the performance of the device alone; the parameters that populate the models must be known with reasonable accuracy.

With CMOS-MEMS and its variants the reality must be faced that while the semiconductor foundry processes used to fabricate the devices are stable and robust, the properties controlled for in the production environment are those that directly impact the electrical performance of the device and hence its production yield [119]. Semiconductor process integration engineers, whose responsibility it is to ensure that the performance of the finished devices adhere to specification, monitor many end-of-line parameters, some of which have conflicting requirements (like power and speed), but few of the parameters they monitor are mechanical, and therein lies the rub.
Chapter 6  Device Characterization

The clearest example in this chapter of a CMOS parameter not controlled for mechanical performance is the variation of the thickness of the CMOS interconnect and the relative proportions of the Al and barrier metal layers in the interconnect stack. From an electrical perspective, the resistance of an interconnect layer is important. However, the elastic modulus of Al and common barrier metals such as TiW and TiN are very different and their proportions directly impact the spring constant of suspensions and the mechanical behavior of the MEMS device they suspend.

To address the issues described above, this chapter first covers characterization of the geometric parameters and material properties of the theoretical models. The data is presented, where appropriate, in the form of Shewart charts which graphically represent the stability of a process with respect to its historical or desired behavior [120]. In this chapter, the mean and 3σ control limits of the Shewart charts are based only on historical data and the assumption of a stable state of control in which only common causes of variation are present (i.e. the measured data represents the normal variation of a stable process). Shewart charts are used in this dissertation to frame the issue of control of MEMS performance in a semiconductor foundry technology. Electrothermomechanical response of actuator test structures is characterized and finally micromirror device performance. The measured variation in model parameters is used to predict the expected variation of the fabricated micromirror arrays.

6.1 Measurement Summary

Table 6.1 summarizes the parameters measured in this work, the measurement methods and equipment and the precision of the measurement. All measurements are made after the Si release etch process and hence represent variations intrinsic in the CMOS foundry process coupled with variation introduced by the post-CMOS processing of the MEMS device. Where these two sources of variation can be separated the magnitudes of the respective effects are described. Where they cannot be separated, a single value is given.
TABLE 6.1 Method of measuring the parameters presented in this chapter and their precision.

<table>
<thead>
<tr>
<th>Measured Parameter</th>
<th>Measurement Method</th>
<th>Equipment</th>
<th>Precision</th>
</tr>
</thead>
<tbody>
<tr>
<td>Layer thickness $t_i$</td>
<td>FIB image with offboard software calibrated against profilometer</td>
<td>FEI Sirion SEM</td>
<td>10 nm</td>
</tr>
<tr>
<td>Beam width $w_b$</td>
<td>SEM image analysis</td>
<td>FEI Sirion SEM</td>
<td>10 nm</td>
</tr>
<tr>
<td>CD bias $\Delta w$</td>
<td>SEM image analysis</td>
<td>FEI Sirion SEM</td>
<td>10 nm</td>
</tr>
<tr>
<td>Beam length $l_b$</td>
<td>SEM image analysis</td>
<td>FEI Sirion SEM</td>
<td>100 nm</td>
</tr>
<tr>
<td>Spring constant $k_z$</td>
<td>Gradient of linear fit to Tribon-denter force vs. displacement data</td>
<td>Hysitron TI 900</td>
<td>5%</td>
</tr>
<tr>
<td>Young’s modulus $E$</td>
<td>Matrix inversion of geometric parameters and spring constants</td>
<td>Hysitron TI 900</td>
<td>2 GPa</td>
</tr>
<tr>
<td>Radius of curvature $\rho_b$</td>
<td>White light interferometry</td>
<td>WYKO NT 3300</td>
<td>25 µm</td>
</tr>
<tr>
<td>Lateral curl $y_{sa}$</td>
<td>SEM image analysis</td>
<td>FEI Sirion SEM</td>
<td>10 nm</td>
</tr>
<tr>
<td>Thermal sensitivity $\gamma$</td>
<td>White light interferometry with heated stage</td>
<td>WYKO NT 3300</td>
<td>$m^{-1}K^{-1}$</td>
</tr>
<tr>
<td>Electrothermal mirror scan angle $\theta_m$</td>
<td>Laser reflectance projected onto translucent screen</td>
<td>Optical bench and HeNe laser</td>
<td>1°</td>
</tr>
<tr>
<td>Mirror rest angle</td>
<td>White light interferometry</td>
<td>WYKO NT 3300</td>
<td>0.1°</td>
</tr>
<tr>
<td>Mirror radius of curvature</td>
<td>White light interferometry</td>
<td>WYKO NT 3300</td>
<td>0.01m</td>
</tr>
<tr>
<td>Mirror smoothness $Ra$</td>
<td>White light interferometry</td>
<td>WYKO NT 3300</td>
<td>1 nm</td>
</tr>
<tr>
<td>Thermal cross-talk</td>
<td>White light interferometry</td>
<td>WYKO NT 3300</td>
<td>10 ppm</td>
</tr>
<tr>
<td>1st mechanical mode frequen-cy $f_1$</td>
<td>Image processed stroboscopy</td>
<td>Microvision</td>
<td>20 Hz</td>
</tr>
<tr>
<td>Thermal cutoff frequency $f_{c,th}$</td>
<td>Image processed stroboscopy</td>
<td>Microvision</td>
<td>10 Hz</td>
</tr>
</tbody>
</table>

6.2 Foundry CMOS Layer Thickness

The mechanical properties of MEMS devices depend on the properties of the materials they are made of and the dimensions of the structures. CMOS-MEMS are made of the metal interconnect layers and the ILD layers of foundry CMOS but their thicknesses are not typically provided to customers on a run-to-run basis so they must be measured for each foundry run.
6.2.1 Thickness Measurement Method

The thickness of the foundry CMOS layers are measured from FIB images like those shown in Figure 6.1. A set of beams \{m4321pf, m321pf, m4321a and m321a\}, all with every via layer, are measured on a profilometer to determine the height difference between pairs of beams on the same base oxide, field or gate. These height differences are used to “calibrate” the measurement of the individual layer thicknesses of the beams.

To achieve a successful profilometer measurement the following conditions are required: 1. the beams are nominally 50 $\mu$m long so a single scan line can be defined that passes over each beam but the difference in the vertical curl of the released beams is negligible, 2. 4 $\mu$m wide beams so the beam has a flat top (n.b. the chamfering of the top metal in Figure 6.1) that is observable at low image zoom, and 3. a 20 $\mu$m separation between beams so the profilometer probe tip touches down on exposed Si between the beams. A single vertical FIB cut is done at the free end of the beam with a 250 $\mu$m to 400 $\mu$m aperture. The beam is tilted to 45° and imaged continuously with a 50 $\mu$m to 75 $\mu$m aperture for several minutes to delineate the different material layers as each mills at a different rate.

FIGURE 6.1 FIB images of m4321 beams on (a) field oxide and (b) active area. The beam in (a) has an internal poly layer.
6.2.2 Foundry CMOS Thickness Trends

A summary of the layer thicknesses and their variation is given in Table 6.2 and the trends in layer thickness data extracted from the beams in Figure 6.1 are shown in Figure 6.2 to Figure 6.4. The reader should note that the chips used for thickness extraction are selected randomly, without knowledge of the region of the wafer they are taken from. For this reason, it is possible that the variations documented here are actually cross-wafer variations and not run-to-run variations. The nominal thicknesses of the layers are not provided due to a confidentiality agreement with the foundry however the difference between nominal ILD thickness and actual thickness is up to 30% of nominal, while interconnects are ~15% different than nominal. The 10 nm error in layer thickness listed in Table 6.1 arises from the uncertainty in identifying the boundary between different layers. The poly thickness comprises silicided and unsilicided poly but the delineation of the two materials is not distinct enough to separate the quantity into two values.

The impact of geometric variation in the layers of MEMS structures has design significance. When coupled with the variation in parameters such as the modulus, density, thermal conductivity and CTE, the impact on the speed and performance of the device can be quantified. This data makes the case that a MEMS design process can be implemented for a foundry technology only after the actual values of the geometric parameters and the thermal and mechanical properties of the materials are established and that each run must be characterized to ensure valid input to analytic and simulated models.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Mean µ (nm)</th>
<th>Std. deviation σ (nm)</th>
<th>Number of Runs</th>
</tr>
</thead>
<tbody>
<tr>
<td>m4 layer</td>
<td>2730</td>
<td>60</td>
<td>5</td>
</tr>
<tr>
<td>m4 Al</td>
<td>2630</td>
<td>60</td>
<td>5</td>
</tr>
<tr>
<td>m4 bottom TiW</td>
<td>100</td>
<td>20</td>
<td>5</td>
</tr>
<tr>
<td>m43 ILD</td>
<td>2030</td>
<td>40</td>
<td>5</td>
</tr>
<tr>
<td>m3 layer</td>
<td>690</td>
<td>20</td>
<td>5</td>
</tr>
<tr>
<td>m3 top TiW</td>
<td>120</td>
<td>20</td>
<td>5</td>
</tr>
</tbody>
</table>

TABLE 6.2 Mean µ and standard deviation σ of measured JAZZ layer thicknesses across multiple runs. The nominal thicknesses are not provided due to a confidentiality agreement.
FIGURE 6.2 Metal layer thickness trends across several JAZZ runs in comparison with the mean of the dataset, the \( \pm 3 \sigma \) limits and the nominal target for the parameter. (a) m4 layer thickness. (b) m3, m2 and m1 layer thicknesses. Error bars are set to the values listed in Table 6.1.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Mean ( \mu ) (nm)</th>
<th>Std. deviation ( \sigma ) (nm)</th>
<th>Number of Runs</th>
</tr>
</thead>
<tbody>
<tr>
<td>m3 Al</td>
<td>490</td>
<td>30</td>
<td>5</td>
</tr>
<tr>
<td>m3 bottom TiW</td>
<td>80</td>
<td>20</td>
<td>7</td>
</tr>
<tr>
<td>m3 Al loss</td>
<td>110</td>
<td>40</td>
<td>4</td>
</tr>
<tr>
<td>m3 Al top metal</td>
<td>390</td>
<td>50</td>
<td>5</td>
</tr>
<tr>
<td>m32 ILD</td>
<td>680</td>
<td>50</td>
<td>7</td>
</tr>
<tr>
<td>m2 layer</td>
<td>730</td>
<td>40</td>
<td>7</td>
</tr>
<tr>
<td>m2 top TiW</td>
<td>140</td>
<td>30</td>
<td>7</td>
</tr>
<tr>
<td>m2 Al</td>
<td>510</td>
<td>20</td>
<td>7</td>
</tr>
<tr>
<td>m2 bottom TiW</td>
<td>80</td>
<td>20</td>
<td>7</td>
</tr>
<tr>
<td>m21 ILD</td>
<td>800</td>
<td>110</td>
<td>7</td>
</tr>
<tr>
<td>m1 layer</td>
<td>690</td>
<td>30</td>
<td>7</td>
</tr>
<tr>
<td>m1 top TiW</td>
<td>120</td>
<td>20</td>
<td>7</td>
</tr>
<tr>
<td>m1 Al</td>
<td>490</td>
<td>20</td>
<td>7</td>
</tr>
<tr>
<td>m1 bottom TiW</td>
<td>80</td>
<td>20</td>
<td>7</td>
</tr>
<tr>
<td>m1p ILD on field</td>
<td>510</td>
<td>20</td>
<td>3</td>
</tr>
<tr>
<td>silicided poly</td>
<td>380</td>
<td>10</td>
<td>3</td>
</tr>
<tr>
<td>m1Si ILD on active</td>
<td>1000</td>
<td>40</td>
<td>5</td>
</tr>
<tr>
<td>m1Si ILD on field</td>
<td>1100</td>
<td>50</td>
<td>4</td>
</tr>
<tr>
<td>pSi ILD on field</td>
<td>220</td>
<td>20</td>
<td>3</td>
</tr>
</tbody>
</table>
6.2.3 Frontside Oxide Etch Metal Erosion

The values quoted in this section are taken after frontside oxide etch and Si release etch. The impact of this is most noticeable in the thickness of the m3 Al when it is the top metal in a stack. The frontside oxide etch process in Appendix C.3 has a large physical etching component. The top TiW of the m3 layer is etched away during the frontside oxide etch on m3* beams and the Al layer is milled as shown.
in Figure 6.5. The variations intrinsic to the foundry CMOS process are convolved with variations introduced by the post-CMOS process. The graph of m3 loss shown in Figure 6.5 highlights this point.

The m4 Al displays significant chamfering due to milling and while the difference between the nominal and measured values of the m4 layer can't be taken as representative of the Al loss, it is likely that the Al loss is at least as great as the m3 Al loss, and is likely much greater. It is not known if the top TiW of m2* and m1* beams are etched away completely by the frontside oxide etch process but they are not present after the Si release etch. However, the Al layers do not have a measurable thick-
ness loss, so it is likely that the top TiW layers survive the frontside oxide etch but are then etched chemically in the Si release etch process.

### 6.2.4 Metal Proportions in Beams

The composition of each interconnect layer varies significantly from run to run. The top and bottom TiW layers and the Al vary in thickness. TiW has a higher modulus than Al so the proportion of TiW in the metal stack impacts the effective modulus of the metal layers. The trend of the TiW proportion of the metal layers is shown in Figure 6.6 (a) and varies from a minimum of 19% to a maximum of 36%. The trend in the total proportion of metal in the beam is shown in Figure 6.6 (b) and varies over a 14% range. The potential impact of the variation in metal layer composition and total proportion of metal in a beam is discussed in Section 6.4 when its impact on effective beam stiffness is analyzed.

**FIGURE 6.6** Trends in the proportion of (a) TiW in each metal layer and (b) the metal in a m321a beam.

![Graph showing the proportion of TiW in each metal layer and the total metal proportion in a m321a beam.](image)

### 6.3 Beam Dimensions

The dimensions of a beam can differ from layout dimensions due to foundry variation and post-processing variation. This sub-section discusses the measurement of beam dimensions and assesses the difference between layout and on-chip dimensions.
6.3.1 Beam Width and Length

The width $w_b$ and length $l_b$ of each beam are measured using SEM, or FIB, by manually placing cursors on the edges of the structure under test (SUT) like the one shown in Figure 6.7. A pitch measurement is made prior to each width measurement and is used to gauge the error in the SEM itself. This error is reduced to less than 1% before structure dimensions are measured. The dominant error in SEM thickness and length measurements originates in the tilt and rotation of the SUT and the placement of the measurement cursors. These are reduced by adjusting the SEM stage tilt and rotation until symmetry in the left and right (or top and bottom) edge widths is achieved, or by making a differential measurement. The beams being measured typically have $l_b > 25 \text{ } \mu\text{m}$, the length variation is insignificant compared to the length of the beam and is not presented here.

![Beam width and pitch measurement structure.](image)

6.3.2 Critical Dimension Bias

The width of a processed structure like a beam is not the same as the layout width due to “process bias”. Process bias during CMOS fabrication introduces a statistically consistent difference at photolithography and etching steps, typically, that can be tuned in the case of performance critical structures like gates, or is allowed to “float”, uncorrected, in the case of structures like power lines. The post-CMOS process introduces bias during frontside oxide removal due to ion milling and ion deflection. In the case of ion milling, the top metal layer is chamfered (see Figure 6.1 and Figure 6.5) and any loss of
verticality in the sidewalls of the metal are transferred into the underlying oxides to an extent dependent on the selectivity of the process to the oxide. It is also possible, when the metals underlying the top metals are slightly misaligned that their exposed edges mask the underlying oxide and increase the beam width, while the metal is milled, slightly reducing the internal metal layer width.

To establish the process bias on a run-to-run basis the width of a number of m321a beams of varying layout dimension are measured using an SEM and their difference to layout is calculated. The resulting mean bias values for each chip are plotted in Figure 6.8. The run-to-run variation is larger than the within-run variation. Further investigation is needed to determine if the run-to-run variation is due to the foundry process or the post-processing.

![Figure 6.8 CD bias for m3*a beams across several JAZZ runs in comparison with the mean of the dataset and the ±3σ limits. Error bars are set to the value listed in Table 6.1.](image)

### 6.4 Young’s Modulus and Beam Stiffness

The Young’s modulus of the oxide, metal stack and poly is determined by measuring the spring constant $k_z$ of cantilever beams of varying composition with a nanoindenter [121] and performing a matrix inversion on the data. The extracted Young’s modulus depends on parameters (i.e. spring constant, layer thicknesses, beam width and beam length) that are measured directly, in contrast to resonant beam methods which require the material densities to be inferred [122].
6.4.1 Spring Constant Matrix

The spring constant of a multimorph cantilever for out-of-plane bending is

\[ k_z = \frac{3(EI)_{\text{eff},y}}{l_b^3}, \]  

(6.1)

which, for the \( j \)th beam with members of constant width \( w_{b, j} \), is re-expressed as

\[ k_{z,j} = \frac{3w_{b,j}}{l_{b,j}} \int_0^t E_j z_{b,j}^2 dz_{b,j}. \]  

(6.2)

In its multimorph form, transformed to the beam coordinate system, (6.2) is re-expressed as

\[ k_{z,j} = \frac{3w_{b,j}}{l_{b,j}} \sum_{z_{b,ij}} \int E_{ij} z_{b,ij}^2 dz_{b,ij}. \]  

(6.3)

Evaluating the integral for a single beam member leads to the expression of its unique contribution to the spring constant in (6.3):

\[ \left[ \frac{3w_{b,j}}{l_{b,j}} \left( (z_{b,ij} - z_{c,ij})^2 \Delta z_{ij}^2 + (z_{b,ij} - z_{c,ij})^2 \Delta z_{ij} + \frac{\Delta z_{ij}^3}{3} \right) \right] E_{ij} = T_{ij} E_{ij}. \]  

(6.4)

There are \( m = 4 \) multimorph materials in the JAZZ Semiconductor 0.35 mm foundry process are oxide, Al, TiW and poly. Assuming uniform properties for each material, the contribution to \( k_{z,j} \) by members of similar materials are grouped together, such that for a cantilever beam in this technology

\[ k_{z,j} = E_{\text{ox}} \sum_{\text{oxide members}} T_{ij} + E_{\text{Al}} \sum_{\text{Al members}} T_{ij} \]  

\[ + E_{\text{TiW}} \sum_{\text{TiW members}} T_{ij} + E_{\text{poly}} \sum_{\text{poly members}} T_{ij}. \]  

(6.5)

The coefficient of the Young’s modulus terms in (6.5) are replaced by \( T_{\text{mat},ij} \) to give

\[ k_{z,j} = T_{\text{ox},ij} E_{\text{ox}} + T_{\text{Al},ij} E_{\text{Al}} + T_{\text{TiW},ij} E_{\text{TiW}} + T_{\text{poly},ij} E_{\text{poly}}. \]  

(6.6)
which in matrix form is

\[ \mathbf{k}_z = T \mathbf{E}. \]  

(6.7)

For an array of \( N = n_m \) cantilevers, where \( n_m \) is the number of possible materials in the beam, (6.7) is solved by matrix inversion. In the case that \( N > n_m \) cantilevers, (6.7) is overdetermined and is solved using the pseudoinverse [123]:

\[ \mathbf{E} = (T^T T)^{-1} T^T \mathbf{k}_z. \]  

(6.8)

\( \mathbf{E} \) is found iteratively because the position of the neutral axis \( z_c \) in (6.4) is dependent on \( E_{ox}, E_{Al}, E_{TiW} \) and \( E_{poly} \). The model is initialized with a value of \( E_i = 70 \) GPa for all \( i \) and is run until convergence to less than 0.1 GPa is achieved.

For the SOI-CMOS-MEMS process described herein, it is felt the poly layer sidewalls cannot be exposed to the frontside oxide etch or the isotropic release etch process as the F in the plasma might etch the poly, so all poly members are enclosed in oxide. Additionally, the poly is silicided and a method to determine the extent of silicidation after post-CMOS processing has not yet been devised. Because of the relative errors introduced by the silicidation and enclosure of the poly, it is excluded from Young’s modulus extraction. However, if a method is found for protecting the poly sidewalls during post-CMOS processing and characterizing the silicidation and its extent, poly can be included in the beams for Young’s modulus extraction.

An example of an overdetermined \( T \) for the JAZZ process is shown in Table 6.3. The sensitivity of the inversion of \( T \) and its use in the solution of the problem defined by (6.8) to the measurement errors in \( \mathbf{k}_z \) is quantified by its condition number [124]

\[ \text{cond}(T) = \|T\| \cdot \|T^{-1}\|. \]  

(6.9)

where the double vertical bar delimiters represent the norm.

The upper bound on the relative error in the vector of Young’s moduli due to numeric calculations is
where, $\|\delta E\|$ is the norm of the vector of errors of the solution of (6.8), $\|\delta k_z\|$ is the norm of the vector of errors in the spring constant and $\|\Delta T\|$ is the norm of the matrix of errors in the geometric coefficients. (6.10) indicates that larger values of $\text{cond}(T)$ lead to larger errors in $E$. $\Delta T$ comprises the error in the layer thicknesses and the member widths and lengths given in Table 6.1. For example, $\text{cond}(T) = 40$ for $T$ in Table 6.3 and $\|\delta E\| = \|T^T T^{-1} T^T\| \cdot \|\delta k_z\| = 2 \text{ GPa}$, however, if the m321a beam entry is removed from $T$, $\text{cond}(T) = 727$ indicating a significant loss in stability and increase in sensitivity to errors in $T$ and $k_z$. Thus $\text{cond}(T)$ is a tool for identifying the best number and combinations of beams to achieve a compact set of beams while maintaining robustness to error. The smallest set possible is \{m1a, m2a, m3a, m321a\} with $w_b = 2 \mu m$ and $l_b = [25, 45, 65, 65] \mu m$, where the lengths are chosen to produce matrix elements of similar magnitude and minimize $\text{cond}(T)$. With this set $\text{cond}(T) = 23$. Active area is used under the beams to reduce the radius of curvature and improve target identification on the measurement equipment.

### Table 6.3

<table>
<thead>
<tr>
<th>Beam Type</th>
<th>$w_b$ ($\mu m$)</th>
<th>$l_b$ ($\mu m$)</th>
<th>$k_z$ (Nm$^{-1}$)</th>
<th>$T_{ox,j}$ (x10$^{11}$ m)</th>
<th>$T_{TiW,j}$ (x10$^{11}$ m)</th>
<th>$T_{Al,j}$ (x10$^{11}$ m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>m1a</td>
<td>25</td>
<td>2.4</td>
<td>6.4</td>
<td>9.92</td>
<td>0.12</td>
<td>4.35</td>
</tr>
<tr>
<td>m2a</td>
<td>75</td>
<td>4.4</td>
<td>3.2</td>
<td>4.34</td>
<td>0.16</td>
<td>1.29</td>
</tr>
<tr>
<td>m2a</td>
<td>50</td>
<td>2.4</td>
<td>4.5</td>
<td>7.98</td>
<td>0.30</td>
<td>2.37</td>
</tr>
<tr>
<td>m3a</td>
<td>75</td>
<td>4.4</td>
<td>10.4</td>
<td>14.26</td>
<td>0.69</td>
<td>2.38</td>
</tr>
<tr>
<td>m3f</td>
<td>50</td>
<td>2.9</td>
<td>19.0</td>
<td>34.28</td>
<td>1.65</td>
<td>5.63</td>
</tr>
<tr>
<td>m321a</td>
<td>50</td>
<td>5.4</td>
<td>41.9</td>
<td>46.82</td>
<td>6.71</td>
<td>16.72</td>
</tr>
</tbody>
</table>

### 6.4.2 Spring Constant Measurement and Young’s Modulus Extraction

A Hysitron TI 900 Triboindenter is used to measure cantilever spring constants $k_{z,j}$ [125]. Sample data from jz60_024 are shown in Table 6.3. The values of Young’s modulus extracted using (6.8) for $T$ and $k_z$ in Table 6.3 are $E_{ox} = 38 \text{ GPa}$, $E_{Al} = 52 \text{ GPa}$ and $E_{TiW} = 225 \text{ GPa}$. The Triboindenter uses a
Berkovich diamond tip mounted on the central plate of a three-plate capacitive transducer. The force is generated electrostatically and applied to the sample after the tip is brought into contact with the beam target using a piezoelectric actuator. A plan view schematic of the cantilever beam, cross-sectional schematics of the beam and the Triboindenter transducer and a scanning image of the beam target are shown in Figure 6.9.

The shallow angle of the probe tip $\theta_{\text{probe}} = 142.35^\circ$ requires that sufficient lateral and vertical clearance be given to the beam target and this is reflected in its design. The top metal of the target is m4 and is designed to be the highest point locally and of higher stiffness than the cantilever. 20 $\mu$m of lateral separation is provided between the target and the surrounding features.

Under test, the force $F$ generated by the transducer is ramped up to 100 $\mu$N in 10 s and immediately ramped down to 0 $\mu$N in 10 s. The finite stiffness of the tip suspension leads to a force division, such that the load on the cantilever is a fraction of the total load. The stiffness of the anchor also affects the displacement measured by the Triboindenter. In Figure 6.9 (a), the undercut $u$ of the anchor region
reduces the stiffness of the anchor. This is addressed by the anchor extensions shown in the plan view and by using m4 as the top metal layer. Assuming a lumped stiffness model, the impact of the tip suspension and the anchor stiffness can be qualitatively assessed. Given a tip suspension spring constant $k_{\text{trans}}$, a beam spring constant $k_b$ and an anchor spring constant $k_{\text{anc}}$, a simple lumped model is developed and shown in Figure 6.10 (a). The portion of the total load $F$ that appears across the beam and the anchor is $F_b$, causing a measured displacement $z$ which comprises the beam displacement $z_b$ and any anchor displacement $z_{\text{anc}}$. The extracted spring constant $k_z$ is the gradient of the graph of the applied load $F_b$ versus the measured displacement $z$ shown in Figure 6.10. Given the linearity of the data,

$$k_z = \frac{F_b}{z} = \frac{F_b}{z_b + z_{\text{anc}}} = \frac{k_b}{1 + \frac{k_b}{k_{\text{anc}}}}. \quad (6.11)$$

In the case that $k_{\text{anc}} \gg k_b$, the extracted spring constant $k_z = k_b$.

**FIGURE 6.10** (a) Lumped element model of the cantilever beam SUT and the Triboindenter transducer. (b) Load $F_b$ on a m3 cantilever and the measured $z$-displacement, from which the spring constant $k_z$ is extracted.

6.4.3 Mechanical Stiffness Process Monitor

For process monitoring, a composite metric, the effective stiffness per unit width $EI_w$, is derived from (6.2):
This parameter combines important information about the material properties and the geometric parameters of the various layers and can be applied directly in the calculation of spring constants.

In the interest of reducing the speed of testing and optimization of device area in a chip layout, not all 60 beam combinations are instantiated and measured. Additionally, due to the anchor issue described by (6.11), the spring constant of m4* beams cannot be accurately extracted. For these reasons, the designer is compelled to use the layer thicknesses and Young’s modulus for beams outside a basic set. A compromise solution is to provide the trends in $k_z$ and $EI_w$ for m1a, m2a and m3a beams across several JAZZ runs as shown in Figure 6.11 and to extract the Young’s modulus for each run from the subset \{m1a, m2a, m3a, m321a\}. This data is shown in Figure 6.11. It was collected in a single run of the Triboindenter to eliminate error due to machine drift. A Triboindenter repeatability error of 5% was determined by measuring two beam types from separate JAZZ runs several times each.
6.5 Self-Assembly Displacements

Self-assembly in a MEMS device refers to the motion the device displays when it is released due to stresses intrinsic to the materials of which the device is formed. In this sub-section vertical and lateral self-assembly is measured for a CMOS-MEMS process. The radius of curvature $\rho_c$ of a beam is dependent on the stress distribution in the beam and the thickness and biaxial moduli of the materials in the beam, as given by (2.112). An analog of (2.112) is available for lateral, or in-plane, self-assembly. The variation in these displacements run-to-run indicate the composite effect of material property, geometric and stress variations. The residual stresses of the layers of the CMOS stack are not extracted here as the folded actuator structures used in this work negate their impact, however this can be done using $\rho_c$ and a matrix inversion similar to Section 6.4 and [126] provided the condition number is small enough.

![Figure 6.12](image)

(a) SEM and cross-sectional schematic of a m1f beam used for radius of curvature $\rho_c$ extraction. (b) Vertical displacement along the length of a m1f beam for a representative sample of JAZZ runs. (c) Run-to-run variation in extracted radius of curvature $\rho_c$. 

---

215
6.5.1 Vertical Radius of Curvature

The vertical radius of curvature due to residual stress $\rho_{c,\text{res}}$ is measured on m1f beams with $w_b = 4 \, \mu$m and $l_b = 80 \, \mu$m (see Figure 6.12 (a)) using a WYKO NT3300 white light interferometer. The vertical displacement along the length of a beam is measured and the arc of a circle is fitted to the data using $\rho_c$ as the fitting parameter. The raw vertical displacement data for a m1f beam over a number of JAZZ runs are shown in Figure 6.12 (b). The processed radius of curvature $\rho_{c,\text{res}}$ data are shown in Figure 6.12 (c). The trend suggests a foundry excursion in stress control that was addressed.

6.5.2 Lateral Self-Assembly

The lateral self-assembly displacement is measured on m321a beams with fixed width $w_b$ but varying internal metal width $w_m$ (see transverse cross-sectional and plan view schematic in Figure 6.13 (a)) using a FEI Sirion SEM. The beams are designed for guided-end motion at their free ends to eliminate measurement error due to tip rotation. For a foundry CMOS process the user cannot control the layer thicknesses to validate the prediction of an optimum metal dimension for maximum stress-induced displacement from (2.15) and illustrated in Figure 2.11 and Figure 2.12; however, varying the width of metal layers in a m321a beam has the same effect as varying the metal thickness in a m1a beam.

Raw lateral displacement data over a range of internal metal widths $w_m$ in a beam with $w_b = 2.2 \, \mu$m, $l_b = 100 \, \mu$m and a metal switch point at $l_b/2$ are shown in Figure 6.13 (b). Similar data was presented in [55] but the data shown here explores a wider range of internal metal width ratios $w_m/w_b$ and includes several more JAZZ runs so a picture of the expected variation in residual-stress-induced behavior can be seen. Three of the runs (024, 027, 028) show a maximum in the self-assembly displacement for $w_m/w_b < 0.4$ while the other two have maxima at $w_m/w_b < 0.24$. The variation in the location of the maximum of stress-induced displacement with $w_m/w_b$ is consistent with the relatively compliant oxide and stiffer Al and TiW (see Section 6.4.2) and the variation in the relative thicknesses of these materials from run to run (see Section 6.2.4).
The lack of correlation between the vertical and lateral self-assemblies indicates the post-CMOS process is the dominant source of variation compared to variation in the residual stress of the individual layers. It is noted in Section 6.2.3 that m3 Al is significantly eroded by the frontside oxide etch while no m2 or m1 Al loss is observed. It is likely that the TiW in the m2 and m1 layers acts as a buffer preventing the Al from being eroded. The variation in TiW erosion is eliminated by the chemical etching of TiW by the F of the DRIE process leaving only the variation in the thickness and residual stress of Al and bottom TiW layer thickness to impact vertical self-assembly. On the other hand, lateral self-assembly structures with m3 as the top layer are subject to the variation in thickness and residual stress of all the layers and the variation in m3 Al erosion caused by the frontside oxide etch.

**FIGURE 6.13** (a) Transverse and plan view schematics of a m321a beam for lateral self-assembly displacement measurement. (b) Variation in lateral self-assembly displacement of the free end of m321a beams with nominal \( w_b = 2.2 \mu m \) over a range of internal metal width ratios \( w_m/w_b \). (c) Trend of the lateral self-assembly displacement of a beam with nominal \( w_b = 2.2 \mu m \) and nominal \( w_m/w_b = 0.5 \) over a number of JAZZ runs.
6.6 Vertical Actuator Response Dependencies

The determination of thermal sensitivity $\gamma$ for a given beam type is described in this sub-section. The effects on beam shape of a temperature gradient generated in a beam and of a plate of varying dimensions at the end of a beam are used to validate predictions made by the analytic theory in Chapter 2. For example, for a given Joule-heating-induced thermal input power $P_h$, a larger plate at the end of the beam, representing a mirror pedestal, should result in a smaller deflection angle $\theta_m$ because the heat loss $P_m$ would be larger and the temperature rise $\Delta T_h$ in the heater would be smaller. Through the use of test structures that isolate the impact of particular characteristics of the system, the contribution to overall device performance is assessed.

6.6.1 Thermal Sensitivity

The thermal sensitivity $\gamma$ of a beam, defined by (2.17), depends on the dimensions of the members of the beam and the CTE and elastic moduli of the materials in it. The value of $\gamma$ can be used to approximate the CTE of the layers in the beam under some simplifying assumptions [126]. However, because of the way the analytic expressions are developed in Chapter 2, the values of CTE for m1* actuators would not provide additional insight about device response and are not extracted here.

Thermal sensitivity is measured using a WYKO NT3300 white light interferometer. The radii of curvature $\rho_c$ of m1* beams of equivalent dimension as that in Figure 6.12 are measured over a range of temperature changes $\Delta T$ using the technique described in Section 6.5.1 (see Figure 6.14 (a) and (b) for examples of the $z$-displacement variation). Temperature is varied using a thin film heater mounted on the back of the chip package using thermal grease. The temperature is measured on the top of the package using a Pt resistance temperature detector (RTD) mounted using thermal grease. The temperature difference between the chip surface and the RTD has been measured at $< 1 \, ^\circ C$. 

FIGURE 6.14 Variation in (a) m1a and (b) m1f beam shape over a range of temperatures. (c) Graph of the radius of curvature $\rho_c$ of m1* beams over a range of temperature changes $\Delta T$. (d) Trend of the radius of curvature $\rho_c$ of m1* beams over a number of JAZZ runs.

A graph of $\rho_c$ versus $\Delta T$ is formed (Figure 6.14 (c)) and the gradient of the graph, $\gamma$, is extracted and plotted for m1a and m1f beams over a number of JAZZ runs (Figure 6.14 (d)). Actuator test structures (m1a, m1f and m1pf) of equivalent dimensions are measured similarly and included in Figure 6.14 (d) under the category “027_act”. The relative values of $\gamma$ for the three beam types are consistent with the predictions of the analytic theory in Section 2.2.2 given the compositional differences of the beams. The measured m1f $\gamma$ (20.1 m$^{-1}$K$^{-1}$) matches well with theory (18.9 m$^{-1}$K$^{-1}$), but the measured m1pf $\gamma$ (15.2 m$^{-1}$K$^{-1}$) is lower than predicted (17.4 m$^{-1}$K$^{-1}$) and the measured m1a $\gamma$ (26 m$^{-1}$K$^{-1}$) is higher than
predicted (20.4 m\(^{-1}\)K\(^{-1}\)) based on the Young’s modulus values extracted in Section 6.4.2 and CTE and Poisson’s ratio values from the literature. For the m1pf beam an explanation may lie in the form of the poly. In Figure 6.5 the poly layer appears to consist of two layers. The upper part is a silicide which could have a higher CTE than pure poly and this would contribute a higher opposing moment below the neutral bending axis. For the m1a beam, it is possible that the extracted value of Young’s modulus for the oxide represents a convolution of thermal and LPCVD oxide that may have a large difference in modulus in reality. Thus, the m1a beam which contains no thermal oxide may be much less stiff than the m1f beam.

6.6.2 Heater Placement Impact on Actuator Response

The impact of the placement of the poly heater on the beam shape under thermal stimulation is presented in this section. As predicted in Chapter 2, the heater placement has a significant effect on the performance of the actuator. This is because the thermal resistance of the actuator \(R_{th,a}\) provides a significant proportion of the thermal resistance between the actuator and ground \(R_{th,anc}\) and between the actuators. \(R_{th,a}\) affects the temperature change \(\Delta T\) for a given power input \(P_h\) and also the temperature distribution \(T(x)\) in the beam.

**FIGURE 6.15** Actuator test structures with \(w_b = 4 \ \mu m, l_b = 100 \ \mu m\) and varying heater placement: (a) \(\lambda = 0.8\) and (b) \(\lambda = 0.2\).
The actuator structures shown in Figure 6.15 (a) and (b) illustrate different heater placements $0.2 < \lambda < 1.0$. The actuator test structures are similar to the micromirror actuators in that they comprise thermal isolation, anchor and end struts and a heater resistor. Two m1* beams ($w_b = 4 \, \mu m$, $l_b = 100 \, \mu m$) are used in the actuator test structure to carry current into and out of the heater.

![Figure 6.16](image)

**Figure 6.16**  (a) Actuator tip angle $\theta_{\text{tip}}$ vs. input power $P_h$ for actuators with $\lambda = 0.2$, 0.6 and 0.8. (b) Power sensitivity $\theta_{\text{tip}}/P_h$ over a range of $\lambda$. (c) Beam shape $z(x)$ at $P_h = 2$ mW for $\lambda = 0.2$, 0.6 and 0.8.

The beam shape $z(x)$ of each actuator is measured over a range of $P_h$ using a WYKO NT3300 white light interferometer. The tip angle $\theta_{\text{tip}}$ at each $P_h$ is extracted from $z(x)$ using the relation

---

221
and plotted in Figure 6.16 (a). The gradient of the LSR linear fit of Figure 6.16 (a) is the power sensitivity $\theta_{tip}/P_h$ of the actuator and is extracted and plotted against $\lambda$ in Figure 6.16 (b). The roughly parabolic dependence of power sensitivity on $\lambda$ is consistent with the predicted behavior of discrete heater actuators illustrated in Figure 2.23. The beam shape dependence on $\lambda$, as predicted by (2.54) to (2.56), is shown in Figure 6.16 (c) for a constant $P_h = 2$ mW and heater placements of $\lambda = 0.2$ and 0.8.

The loss of power sensitivity due to non-optimal heater placement can negate the inherent electro-thermomechanical gain advantage that the m1f discrete heater actuator has over a m1pf distributed heater actuator. The m1f and m1pf actuators whose thermal sensitivity $\gamma$ is presented in Section 6.6.1 are compared head-to-head in Figure 6.17. The heater is placed at the end of the m1f actuator (i.e. $\lambda = 1.0$), shown in Figure 6.16 (b) to be non-optimal. The $z$-displacement is measured as described above and $\theta_{tip}$ is extracted and plotted against $P_h$ in Figure 6.17 (a). The beam shape of each actuator is compared at $P_h \approx 1.4$ mW in Figure 6.17 (a). The m1pf distributed heater actuator has a power sensitivity of 6.8 deg·mW$^{-1}$ compared to 5.8 deg·mW$^{-1}$ for the m1f discrete heater actuator.

**Figure 6.17** (a) Actuator tip angle $\theta_{tip}$ vs. input power $P_h$ for a m1pf distributed heater actuator and a m1f discrete heater actuator with $\lambda = 1.0$. (b) Comparison of m1pf and m1f actuator beam shape at $P_h \approx 1.4$ mW.
6.6.3 End Plate Impact on Actuator Response

The impact of plates attached to the free end of the actuator is presented in this sub-section. As predicted in Chapter 2, a plate attached to the free end of an electrothermal actuator plays a significant role in cooling the actuator through convection and air conduction. The thermal resistance to ground through the actuator and plate $R_{th,m}$ affects the temperature change $\Delta T$ for a given power input $P_h$ and also the temperature distribution $T(x)$ in the beam.

The actuator test structure used to explore the impact of plate dimension $w_{ped}$ is shown in Figure 6.18. The actuator structure is similar to that shown in Figure 6.15 with the exception of a perforated plate at the free end and three thermal isolation units at the anchor to balance solid thermal conduction through the anchor and air conduction and convection through the plate.

The beam shape is measured and the tip angle and power sensitivity are extracted as described in Section 6.6.2. Graphs of the deformed beam shape for each plate dimension at a constant input power $P_h = 4.6 \text{ mW}$ is shown in Figure 6.19 (a) and the power sensitivity variation with $w_{ped}$ is shown in Figure 6.19 (b). As expected based on theory, as $w_{ped}$ increases the power sensitivity decreases.
6.6.4 Beam Width Impact on Actuator Response

The variation in power sensitivity with beam width $w_b$ is explored using actuators like those described in Section 6.6.2 with a constant $\lambda = 1.0$ to make $R_{th,a}$ the dominant thermal resistance in determining $\Delta T_h$. The method for determining the power sensitivity is the same as described in Section 6.6.2. The beam shape for $w_b = 2 \mu m$ and $8 \mu m$ and $P_h = 2 mW$ is shown in Figure 6.20 (a). The power sensitivity variation with $w_b$ is shown in Figure 6.20 (b) and decreases with $w_b$ as predicted.
6.7 Mirror and Actuator Performance

This section covers the performance of SOI-CMOS-MEMS folded electrothermal actuators and micromirror arrays. Actuators are demonstrated with 1-D motion at $\Omega = 1\, \text{mm}$, $100\, \text{µm}$ and $50\, \text{µm}$ and with 3-D motion at $\Omega = 500\, \text{µm}$ and $100\, \text{µm}$ and their power response, cross-talk, scan range and speed are characterized. A 3 x 3 array of 1 mm pitch micromirrors is characterized also, but additionally the coplanarity of array elements is examined.

6.7.1 Electrothermal Actuator Design Space

The design parameters of the mirror actuators are shown in Table 6.4. Only actuator 1A1K, a 1-D form A actuator with a 1 mm pitch is successfully integrated with an SOI mirror using the SOI-CMOS-MEMS described in Chapter 3. The other forms are either instantiated only as actuators or fabrication issues prevented mirror-actuator integration. SEM images of the electrothermal actuators characterized in this chapter are shown in Figure 6.21 (1-D) and Figure 6.22 (3-D). Figure 6.23 shows the arrays of the actuators in Figure 6.21 and Figure 6.22. Array elements are identified by their row and column, ex. r1c3 = row 1, column 3, the bottom left element in each array being r1c1.

<table>
<thead>
<tr>
<th>Design Parameters ($\mu$m)</th>
<th>1A1K</th>
<th>1D1K</th>
<th>1E1K</th>
<th>1E100</th>
<th>1D50</th>
<th>1E50</th>
<th>3C500</th>
<th>3C100</th>
</tr>
</thead>
<tbody>
<tr>
<td>motion type</td>
<td>rot.</td>
<td>rot.</td>
<td>rot.</td>
<td>rot.</td>
<td>rot.</td>
<td>rot.</td>
<td>2 rot. piston</td>
<td>2 rot. piston</td>
</tr>
<tr>
<td>actuator beam type</td>
<td>m1a</td>
<td>m1f</td>
<td>m1f</td>
<td>m1a</td>
<td>m1pf</td>
<td>m1pf</td>
<td>m1a</td>
<td>m1a</td>
</tr>
<tr>
<td>mirror pitch, $\Omega_m$</td>
<td>1000</td>
<td>1000</td>
<td>1000</td>
<td>100</td>
<td>50</td>
<td>50</td>
<td>500</td>
<td>100</td>
</tr>
<tr>
<td>mirror length, $l_m$</td>
<td>980</td>
<td>980</td>
<td>980</td>
<td>95</td>
<td>46</td>
<td>46</td>
<td>490</td>
<td>95</td>
</tr>
<tr>
<td>mirror Si thickness, $t_{m,\text{Si}}$</td>
<td>25</td>
<td>25</td>
<td>25</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>mirror Al thickness, $t_{m,\text{Al}}$</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
</tr>
<tr>
<td>BOX thickness, $t_{\text{BOX}}$</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0.5</td>
<td>0.5</td>
<td>0.5</td>
<td>0.5</td>
<td>0.5</td>
</tr>
<tr>
<td>post width, $w_p$</td>
<td>120</td>
<td>120</td>
<td>120</td>
<td>20</td>
<td>15</td>
<td>15</td>
<td>45</td>
<td>20</td>
</tr>
<tr>
<td>post thickness, $t_p$</td>
<td>500</td>
<td>500</td>
<td>500</td>
<td>150</td>
<td>150</td>
<td>150</td>
<td>150</td>
<td>150</td>
</tr>
<tr>
<td>pedestal width, $w_{\text{ped}}$</td>
<td>220</td>
<td>220</td>
<td>220</td>
<td>25</td>
<td>24</td>
<td>24</td>
<td>175</td>
<td>24</td>
</tr>
<tr>
<td>pedestal length, $l_{\text{ped}}$</td>
<td>444</td>
<td>220</td>
<td>220</td>
<td>25</td>
<td>24</td>
<td>24</td>
<td>175</td>
<td>24</td>
</tr>
</tbody>
</table>

TABLE 6.4 Design parameters of the electrothermal mirror actuators characterized in this section.
## Chapter 6  Device Characterization

<table>
<thead>
<tr>
<th>Design Parameters (µm)</th>
<th>1A1K</th>
<th>1D1K</th>
<th>1E1K</th>
<th>1E100</th>
<th>1D50</th>
<th>1E50</th>
<th>3C500</th>
<th>3C100</th>
</tr>
</thead>
<tbody>
<tr>
<td>pedestal-anchor gap, ( g_{\text{ped}} )</td>
<td>53</td>
<td>160</td>
<td>340</td>
<td>25</td>
<td>1.7</td>
<td>1.7</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>pedestal Si thickness, ( t_{\text{ped, Si}} )</td>
<td>35</td>
<td>35</td>
<td>35</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>35</td>
<td>n/a</td>
</tr>
<tr>
<td>anchor width, ( w_{\text{anc}} )</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>25</td>
<td>5</td>
<td>5</td>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>isolation width, ( w_{\text{iso}} )</td>
<td>1.2</td>
<td>1.2</td>
<td>1.2</td>
<td>n/a</td>
<td>1.2</td>
<td>n/a</td>
<td>n/a</td>
<td>1.2</td>
</tr>
<tr>
<td>via enclosure, ( e_{\nu} )</td>
<td>1.3</td>
<td>0.4</td>
<td>0.4</td>
<td>0.28</td>
<td>0.3</td>
<td>0.15</td>
<td>0.35</td>
<td></td>
</tr>
<tr>
<td>isolation length, ( l_{\text{iso}} )</td>
<td>6.6</td>
<td>6.6</td>
<td>6.6</td>
<td>n/a</td>
<td>3.5</td>
<td>n/a</td>
<td>n/a</td>
<td>3.5</td>
</tr>
<tr>
<td>isolation in parallel, ( N_{p,v} )</td>
<td>48</td>
<td>40</td>
<td>28</td>
<td>n/a</td>
<td>2</td>
<td>n/a</td>
<td>n/a</td>
<td>10</td>
</tr>
<tr>
<td>isolation in series, ( N_{s,v} )</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>n/a</td>
<td>1</td>
<td>n/a</td>
<td>n/a</td>
<td>1</td>
</tr>
<tr>
<td>strut width, ( w_s )</td>
<td>20</td>
<td>20</td>
<td>20</td>
<td>3.6</td>
<td>3</td>
<td>2.8</td>
<td>12</td>
<td>3.5</td>
</tr>
<tr>
<td>strut length, ( l_{s,\text{anc}} )</td>
<td>447</td>
<td>334</td>
<td>222</td>
<td>15</td>
<td>4.4</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>strut length, ( l_{s,a} )</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>746</td>
<td>148</td>
</tr>
<tr>
<td>strut length, ( l_{s,21} )</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>612</td>
<td>115</td>
</tr>
<tr>
<td>strut length, ( l_{s,32} )</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>478</td>
<td>79.4</td>
</tr>
<tr>
<td>strut length, ( l_{s,43} )</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>9</td>
<td>2</td>
</tr>
<tr>
<td>strut-anchor gap, ( g_s )</td>
<td>48</td>
<td>170</td>
<td>141</td>
<td>1.6</td>
<td>1.8</td>
<td>1.9</td>
<td>9</td>
<td>2</td>
</tr>
<tr>
<td>beam width, ( w_b )</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>1</td>
<td>3</td>
<td>1.7</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>beam length, ( l_b )</td>
<td>466</td>
<td>466</td>
<td>452</td>
<td>52</td>
<td>34.7</td>
<td>34.4</td>
<td>66</td>
<td>12.1</td>
</tr>
<tr>
<td>beams in parallel, ( N_{p,b} )</td>
<td>32</td>
<td>24</td>
<td>16</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>96</td>
<td>5</td>
</tr>
<tr>
<td>beam-beam gap, ( g_b )</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>heater width, ( w_h )</td>
<td>7</td>
<td>7</td>
<td>7</td>
<td>4.5</td>
<td>n/a</td>
<td>n/a</td>
<td>4.5</td>
<td>2.4</td>
</tr>
<tr>
<td>heater length, ( l_h )</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>7</td>
<td>n/a</td>
<td>n/a</td>
<td>7</td>
<td>24</td>
</tr>
<tr>
<td>heater poly width, ( w_p )</td>
<td>4.8</td>
<td>4.8</td>
<td>4.8</td>
<td>2</td>
<td>2</td>
<td>0.7</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>heater poly enclosure, ( e_p )</td>
<td>1.1</td>
<td>1.1</td>
<td>1.1</td>
<td>1.25</td>
<td>0.5</td>
<td>0.5</td>
<td>1.2</td>
<td>0.7</td>
</tr>
<tr>
<td>heater position, ( \lambda )</td>
<td>0.25,</td>
<td>0.25,</td>
<td>0.125</td>
<td>0.375</td>
<td>0.625</td>
<td>0.875</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>actuator length, ( l_a )</td>
<td>480</td>
<td>480</td>
<td>480</td>
<td>61</td>
<td>36.7</td>
<td>35.6</td>
<td>70.5</td>
<td>13.5</td>
</tr>
<tr>
<td>Si undercut, ( u )</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>7</td>
<td>7</td>
<td>7</td>
<td>7</td>
<td>7</td>
</tr>
</tbody>
</table>
FIGURE 6.21 SEM images of 1-D folded electrothermal actuators characterized in this chapter.

1-D, Form A, $\Omega = 1 \text{ mm}$

1-D, Form D, $\Omega = 1 \text{ mm}$

1-D, Form D, $\Omega = 50 \mu \text{m}$

1-D, Form E, $\Omega = 1 \text{ mm}$

1-D, Form E, $\Omega = 100 \mu \text{m}$

1-D, Form E, $\Omega = 50 \mu \text{m}$

FIGURE 6.22 SEM images of 3-D electrothermal actuators characterized in this chapter.

3-D, Form C nested, $\Omega = 500 \mu \text{m}$

3-D, Form C nested, $\Omega = 100 \mu \text{m}$
FIGURE 6.23 SEM images of arrays of CMOS-MEMS actuators of the designs shown in Figure 6.21 and Figure 6.22. A SEM image of an SOI-CMOS-MEMS mirror array utilizing 1A1K type actuators is also shown.

6.7.2 SOI-CMOS-MEMS Mirror Angular Displacement

The scan range is measured in two ways, the choice of which depends on the size of the reflective element. For 1 mm pitch, 1-D devices and the 500 µm 3-D device, a laser is focused on the mirror, or pedestal and the beam is reflected onto a semi-circular, translucent screen with a radius of 560 mm. The arc length to the reflected beam position is measured with respect to the rest position of the reflected spot. The distance between the device and the screen determines the error in the measurement, with a larger distance giving a smaller error; however if beam divergence is large the spot reso-
olution decreases with distance to the screen. The WYKO NT3300 is used to measure the angular displacement of designs with pedestal dimensions < 200 µm. At each value of input voltage, the height variation of the pedestal is measured and its angle with respect to the anchor region is extracted.

![Figure 6.24](image)

**FIGURE 6.24** (a) Variation in mirror angular displacement $\theta_m$ with input power $P_h$ for SOI-CMOS-MEMS mirrors bonded to a 1A1K design actuator. (b) Comparison of angular displacement response of a 1A1K design actuator with the bounds of the response for the mirrors in Figure 6.24 (a).

Mirror scan angle data for the 1A1K actuator design are shown in Figure 6.24 (a). The condition for chip thickness $t_w$ to enable the designed mirror angular displacement of 45°, given by (2.123), is not met for the JAZZ foundry process, so the chip characterized for $\theta_m$ uses a chip carrier, shown in Figure 3.22. On this chip, the additional handling necessary to mount the chip in the carrier resulted in a low array yield and only 3 elements remain for characterization. As predicted by the power scaling argument in Section 2.4.5, the outer actuator of all three mirrors requires a greater power input to achieve the same temperature, and hence scan angle $\theta_m$ as the inner actuator. As predicted by (2.57) when applied in (2.98) and (2.99), $\theta_m$ is linear in $P_h$; however as the actuator approaches the positive sense rotation limit of $\theta_{m+} = 45°$ the relationship becomes non-linear. It is thought that this behavior occurs because the thermal resistance to ground $R_{th}$ decreases significantly as the hot pedestal approaches the substrate and heat loss to the substrate increases. This effect is not accounted for in the device design and the observation needs to be fed back into a subsequent design round.
In Figure 6.24 (b) the bounds of the angular displacement response of the elements of the mirror array in Figure 6.24 (a) are compared to the angular displacement response of an actuator with no mirror bonded to it. The response of the actuator without a mirror is not significantly different from the response of the actuators with a mirror which indicates the mirror and the post do not provide a significant heat conduction path to ground for the actuator. It is likely the epoxy used to bond the mirror and the post to the actuator has a low thermal conductivity and the use of m4 standoffs on the pedestal reduces the metal to Si contact at the interface between the post and the pedestal further reducing thermal conduction into the post. The smaller range of $\theta_m$ for the actuator without a mirror is an issue of the measurement method; the pedestal moves out of the path of the laser beam as $\theta_m$ increases in the negative sense and the laser beam is reflected into the sidewall of the etch pit as $\theta_m$ increases in the positive sense.

The power sensitivity for the SOI-CMOS-MEMS mirror array elements in the positive rotation sense is $1.9 \pm 0.1 \text{deg} \cdot \text{mW}^{-1}$ in its linear range, while in the negative rotation sense it is $0.9 \pm 0.1 \text{deg} \cdot \text{mW}^{-1}$. The reason for the difference is the different thermal resistances to ground seen by the inner and outer actuator. The inner actuator measures about 2 times more sensitive than the outer actuator. The analysis of the generic system that led to the variation in $\theta_{m,\text{max}}/P_{\text{max}}$, illustrated in Figure 2.29 (a), predicts the inner actuator is approximately 5 times more sensitive than the outer. The main cause of the disparity between the measured ratio of power sensitivities and the system analyzed in Section 2.4.5 is the non-optimal heater positions in the fabricated device. Secondary effects, such as heat conduction through air from the outer actuator to the anchor and from the inner actuator to the outer actuator also reduce this ratio. Another factor whose significance was not considered in the analysis is the constant reduction in the heat loss through air from the pedestal to the substrate as it rotates in the positive sense, i.e. when the inner actuator is powered $R_{th,m}$ decreases monotonically. Conversely, when the outer actuator is powered, the pedestal moves away from the substrate further increasing $R_{th,m}$.
6.7.3 Comparison of Response for Actuators of Various Scales

The pedestals attached to 1-D actuators at 50 \( \mu \text{m} \) pitch do not display any motion, although the struts joining the actuators are observed to move. This indicates that at that scale the thermal isolation separating the two legs of the actuators is insufficient to achieve the temperature difference between the legs necessary to achieve differential bending. The pedestals of the 1-D 100 \( \mu \text{m} \) pitch devices are observed to move even though the thermal isolation is similar in form and dimension. This points to the significance of the actuator length \( l_a \) which both amplifies the intrinsic electrothermomechanical gain and thermally isolates the heaters. Figure 6.25 (a) shows a comparison of the actuator responses for 1-D devices at each scale at which motion is observed. The observed variation in the power sensitivity from 1E1K to 1E100 is 0.80 deg·mW\(^{-1}\) to 0.31 deg·mW\(^{-1}\) respectively, for the inner actuator and 0.14 deg·mW\(^{-1}\) to 0.05 deg·mW\(^{-1}\) respectively, for the outer actuator which is consistent with the models developed in Chapter 2.

**FIGURE 6.25** Comparison of actuator angular power response for (a) 1-D and (b) 3-D actuators.

The 3-D actuators are designed to rotate about the \( x \)- and \( y \)-axes and translate in the \( z \)-direction. These motions are coupled so it is necessary to use the WYKO NT3300 to characterize the power response. The angular displacement response is shown in Figure 6.25 (b) and the piston displacement response is shown in Figure 6.26. The power sensitivity of the actuators is 0.29 and 0.08 deg·mW\(^{-1}\) for
act2 and act4, respectively, and -0.01 and -0.006 deg⋅mW⁻¹ for act1 and act3, respectively. The power sensitivity of act2 and act4 are comparable to the power sensitivity of the 3E100 actuator, which has a similar \( l_b \), but are lower because thermal isolation units are not used for the 3E100 design to maximize \( l_b \) for the design. The act1 actuator is connected directly to the anchor and the lower power sensitivity is due to the lack of thermal isolation from the anchor. The act3 actuator is likely poorly thermally insulated from the act4 actuator and may couple into act4 through air conduction to the pedestal and through it. The \( z \)-displacement power sensitivity ranges from -2 \( \mu \)m⋅mW⁻¹ to 0.1 \( \mu \)m⋅mW⁻¹. This actuator is poorly designed for angular displacement and as a result has a very large piston response. Redesign of the thermal isolation of the various legs of the actuator is necessary to better balance these responses.

6.7.4 Mirror Array Element Coplanarity

The similarity in the characteristics of the elements of an array of device is important as any difference must be compensated for either through the input or at the output. In an array of mirror devices, the mirror surfaces must all lie in the same plane when the mirrors are at rest i.e. all the mirrors must be coplanar after release etch and packaging. Any deviations in coplanar rest angle, like those visible in Figure 6.23, must be compensated for by a bias voltage, which for electrothermal actuators results in
added power consumption and requires that the planarity deviations be measured to determine a bias correction. An alternative method of correcting for released microstructure variation was demonstrated by Comtois et al. [127] who thermally overstressed their actuators to permanently deform them in a controllable way. Comtois et al. demonstrated this technique in a poly-based process where the microstructure was homogeneous. In CMOS-MEMS, the metal layers of the actuators delaminate when they are thermally overstressed, so the feasibility of the technique for addressing coplanarity deviations is questionable, however a more thorough investigation of this possibility is warranted given the characterization load and increased power consumption imposed by the obvious compensation method described above. Alternatively, the fabrication technology could be modified to make this a non-issue, but this topic is avoided until the final chapter.

FIGURE 6.27 Coplanarity of the 3 x 3 1A1K actuator array shown in Figure 6.23.

The WYKO NT3300 is used to characterize the coplanarity of the array elements. The raw height data of the pedestals in the 1A1K actuator array are shown in Figure 6.27. The rest angles of the mirror array and actuator array referenced to the center element are shown in Figure 6.28 (a) and (b), respectively. The center elements (i.e. row 2, column 2) of the 3 x 3 SOI-CMOS-MEMS mirror array and 1A1K actuator array shown in Figure 6.23 are used to define reference planes and the rest angles of the other elements in the array are measured with respect to them. The two datasets are plotted in Figure 6.28 with the same horizontal and vertical scales to facilitate direct comparison. Not all mirror
elements are plotted in the graph to maintain clarity of message. The range of rest angles in the actuator array is 2.4° and in the mirror array it is 3.8°, however the range of vertical displacements in the mirror array is approximately 100 µm compared to less than 30 µm in the actuator array.

**FIGURE 6.28** Coplanarity of (a) the 3 x 3 SOI-CMOS-MEMS mirror array and (b) the 3 x 3 IA1K actuator array shown in Figure 6.23 referenced to the center element (row 2, column 2) of each array.

The lack of coplanarity is an artifact of the release etch processes caused by the etch heating effect described in Chapter 5. The larger difference in coplanarity of array elements with and without bonded mirrors is a combination of the back and frontside release etch processes and the much higher temperature seen by mirror devices during frontside release etch. The TiW barrier metal of the inner actuator etches at a faster rate than the TiW barrier metal of the outer actuator after the actuator is released because the inner actuator is hotter. TiW loss reduces \((EI)_{\text{eff},y}\) of the inner actuator beams compared to the outer actuator beams, allowing them to bend more, thus destroying the common-mode residual stress rejection property of the folded electrothermal actuator structure leading to a unidirectional bias angle. Thermally accelerated TiW etching amplifies the effect of natural variation in release etch time between array elements which can be higher than 30 s. The SOI-CMOS-MEMS mirrors can reach temperatures above 300 °C after frontside release, while the actuators alone stay below 50 °C.
The coplanarity of the pedestals of the 3-D actuators of Figure 6.23 is shown in Figure 6.29. There is a non-zero rest angle on each pedestal of the 3C500 actuators about the $x$- and $y$-directions with a range of $2.3^\circ$ and $2.2^\circ$, respectively. The rest angles about the $x$-axis (Figure 6.29 (b)) are consistent with the inner actuator beams of the set having a reduced $\rho_c$. The rest angles about the $y$-axis (Figure 6.29 (a)) do not have a consistent direction, but are smaller in magnitude than those about the $x$-axis, an effect which may be representative of variation in processes other than the release etch.

**FIGURE 6.29** Coplanarity of the 2 x 2 3C500 actuator array in (a) the $x$-direction and (b) the $y$-direction and a representative sample of the 10 x 10 3C100 actuator array in (c) the $x$-direction and (d) the $y$-direction.
The coplanarity of the pedestals of a representative sample of 1A100 actuators is shown in Figure 6.30. The negative height offset of the pedestals occurs because the reference level is a higher level of metal in the stack. The range of rest angles is from -1.3° to 0.3° measured on 13 out of 100 pedestals across the array. The variation likely represents both TiW attack and variations from other process steps.

**FIGURE 6.30** Coplanarity of representative elements of the 10 x 10 1A100 actuator array.

### 6.7.5 Mirror Radius of Curvature and Smoothness

The radius of curvature of a mirror element determines the divergence, or convergence of a light beam reflected from it. The smoothness of the mirror is critical to the amount of optical signal loss due to dispersion. Both of these parameters are measured using a WYKO NT3300. Two representative images of the surface profile of SOI-CMOS-MEMS mirrors are given in Figure 6.31 (a) and the vertical height of each is plotted in Figure 6.31 (a). The mirror radius of curvature is determined by fitting a circle to the height data. For the SOI-CMOS-MEMS mirror array the radius of curvature is measured from -60 mm to -140 mm for mirrors with a profile like r2c1 and from 1.9 m to 4.0 m for mirrors with a profile like r2c2. The reason for the two surface profiles is not understood and requires further investigation. The smoothness of the surface, quantified using average roughness $Ra$, is output directly by the WYKO NT3300 and ranges from 8 nm to 62 nm across the mirror array.
6.7.6 Thermal Cross-talk

Heat spreads. As such, the power dissipated in one mirror can be expected to affect another. Although the folded electrothermal actuator structure for 1-D mirrors is designed to reject common-mode temperature variation, the cross-array gradients in temperature caused by heating individual mirrors is still expected to perturb the rest position of adjacent mirrors. The effect of the perturbation is called “thermal cross-talk” and is measured using a WYKO NT3300 by sweeping the voltage on the central element (r2c2) of a SOI-CMOS-MEMS mirror array and measuring the passive angular displacement of the adjacent mirrors about the x- and y-axes referenced to each mirror element rest angle (see Figure 6.32 (a)). For clarity, the surface profiles at each voltage are shifted from each other by a small amount indicated in the legend. The measured displacements are plotted against the displacement of the powered mirror to extract the angular degree/degree cross-talk shown in Figure 6.32 (b).
Across the array, the maximum thermal cross-talk is measured to be 100 ppm. In making the measurements, it appears the curvature of the mirror changes but this component cannot be quantified at this time and requires further investigation.

The effect of scaling on thermal cross-talk has not been investigated, but a few speculations are warranted as a guide to the thoughts of any researcher who may consider this problem in future. Thermal cross-talk due to solid conduction will likely increase as the Si of the anchor decreases in thickness and the spatial separation of the actuator elements decreases. It is shown in Chapter 2 how the power density increases with decreasing scale and this will drive up thermal cross-talk, even as actuator power sensitivity is decreasing. At smaller scales, the post height would be smaller, further increasing the possibility of mirror curvature variation as a component in cross-talk.

6.7.7 Dynamic Response

The dynamic responses of SOI-CMOS-MEMS mirrors and 1-D electrothermal actuators are measured using a Microvision system and are shown in Figure 6.33. The Microvision system processes
stroboscopic image data to extract the motion of a MEMS structure and requires well defined edges, unambiguous features and high contrast to identify and track moving structures.

**FIGURE 6.33** Frequency response of (a) 1A1K actuators, (b) 1E1K actuators, (c) SOI-CMOS-MEMS mirrors and (d) 1A100 actuators.

Figure 6.33 (a) and (c) shows the frequency response for 1A1K and 1E1K actuators, respectively, without mirrors. These curves are smooth and the mechanical resonant peaks are well-defined. Voltages are applied that produce low frequency displacements of ~1 µm, which provide a good signal-to-noise ratio for the measurement (the noise for Microvision measurements on these structures is on the order of 10 nm). However, in the case of SOI-CMOS-MEMS mirrors bonded to 1A1K actuators, the
Microvision has difficulty in processing the data reliably because edge translation is strongly coupled to angular rotation that results in changes in the intensity of the image (i.e. translation is convoluted with image intensity variation). Also, with the addition of the mirror and post mass, the Q of the system increases so voltages must be used that are low enough to ensure the structure doesn’t move out of the Microvision ROI at resonance. These voltages produce noisy low frequency displacements of \( \sim 50 \text{ nm} \). The frequency response of SOI-CMOS-MEMS mirrors is shown in Figure 6.33 (c) and illustrates the noise and instability inherent in the measurement. For example, there is a dip in the response of the outer actuator in Figure 6.33 (c) at 160 Hz - 180 Hz just before the peak at 200 Hz. Analysis of the raw image data shows that the displacement for these frequencies is similar, and possibly larger, in magnitude than at 200 Hz, but the variation in intensity of the image of the mirror disrupts the Microvision image processing.

The first mechanical mode frequency for SOI-CMOS-MEMS mirrors bonded to 1A1K actuators is 200 Hz. The thermal cut-off frequency can’t be reliably extracted from the data because of the noise in the measurement so it is necessary to infer \( f_{c,\text{th}} \) from the frequency responses of the actuators alone. The thermal cut-off of the 1A1K actuator (Figure 6.33 (a)) is 45 Hz for the inner leg and for the outer leg it is 95 Hz. This is consistent with the difference in the thermal isolation of the two actuator legs. The response for both actuators decreases at approximately -10 dB/decade, an effect explained by Messner et al. [128] as being caused by the distributed capacitance of long electrothermal actuator beams with discrete heaters.

The response of the outer leg of the 1E1K actuator has a different form than that of the 1A1K actuator because only half of the outer leg is connected to the anchor, while the other half is connected to the pedestal. The rise in response of the outer actuator has not been analyzed to a degree sufficient to explain its shape and requires further investigation. The net effect, is that the inner leg is faster at 75 Hz while the \( f_{c,\text{th}} \) of the outer actuator is 20 Hz. No resonance peaks are observed for the 1E100 actuators, but the relative speeds and forms of the responses of the actuator legs is similar to the 1E1K...
design, indicating similar dynamics are at work. Due to the small absolute displacements of the 1E00 actuators the responses are noisy and the accuracy of \( f_{c,th} \) is questionable, however, both legs have \( f_{c,th} = 430 \) Hz. The increase in speed is consistent with the scaling behavior predicted in Section 2.4.4.

6.8 Characterization Summary

This chapter characterizes three types of parameters: material properties (ex. Young’s modulus) and technology dimensions (ex. layer thicknesses) that feed into analytic models of device behavior, test structure characteristics that represent the compounded effects of material properties and technology dimensions (ex. self-assembly) and device behavior that represents the variations in the other types of parameters coupled with particular design choices (ex. power sensitivity). The trends in the behavior of test structures and fabricated devices are consistent with the models developed in Chapter 2 (ex. the power sensitivity of an actuator depends strongly on its payload). To fully close this loop, additional work is needed to independently extract CTE and thermal conductivities of the respective materials.

The variation in the measured parameters, even considering small sample sizes (min. 3 samples) is large, up to 50% (see trend of vertical radius of curvature in Figure 6.12) and are significantly different from nominal values. This highlights the need to baseline these parameters and monitor them on a run-to-run basis to enable proper understanding of device behavior variation and its sources.

6.8.1 Process Variation and Device Variation

One goal of this research is to use the measured variation in the parameters populating the analytic models of device behavior to predict the expected variation in device behavior. This is important to prevent a designer from making an error of the first kind, or calling a false alarm [120], in which the design is assumed to be deviant when in fact the observed deviation in device performance is due to normal process variations. To make a simple estimate, the individual parameters must be statistically
independent, otherwise accurate knowledge of the covariance is required. This not the case for the layer thicknesses as the total stack thickness is kept within some range of a target value and if one layer increases in thickness the other layers must decrease. However, parameters such as CD bias, m3 Al loss, Young’s modulus, CTE, thermal conductivity and residual stress may be statistically independent.

For this work, the variation in m1 and m1Si ILD thickness, Young’s modulus, CTE, thermal conductivity and TiW attack are significant in determining the power sensitivity of SOI-CMOS-MEMS mirrors, but a method of measuring TiW attack has not been developed and extracting CTE and thermal conductivity has not been employed, so these parameters have not been tracked. The variation in coplanarity of mirror elements is a function of TiW attack that varies on an element-to-element basis. At this time, the power sensitivity is the only tracked parameter that can be used to predict some of the variation in SOI-CMOS-MEMS mirror performance. Based on a $3\sigma$ control scheme and the measured run-to-run variance in thermal sensitivity $\gamma$ from Figure 6.14 (d) the power sensitivity under normal variation of SOI-CMOS-MEMS mirrors bonded to 1A1K actuators can range from $1.6 \text{ deg}\cdot\text{mW}^{-1}$ to $2.3 \text{ deg}\cdot\text{mW}^{-1}$ for the inner actuator and $-0.8 \text{ deg}\cdot\text{mW}^{-1}$ to $-1.1 \text{ deg}\cdot\text{mW}^{-1}$ for the outer actuator.
“It’s not the mountain we conquer, but ourselves.”

- Edmund Hillary

“I have climbed my mountain, but I must still live my life.”

- Tenzing Norgay

7.1 A Summing Up

SOI-CMOS-MEMS and the analytic description of folded electrothermal actuators with discrete heaters is the main contribution of the work described in this dissertation. Other contributions to the research community have been made in etch process modeling and the understanding of etch artifacts like TiW barrier metal attack during release etch.

SOI-CMOS-MEMS is a fabrication technology with the demonstrated capability of large range of actuator motion (±45°) with high fill factor (90%) for mm-scale devices. The power consumption of the fabricated electrothermal mirrors is less than 50 mW for FSD, which is better than the power consumption reported for mirrors actuated by electrothermal and other methods [29][34]. SOI-CMOS-MEMS in its present form cannot be scaled to dimensions 500 µm and lower because of fluidic effects that cause undesirable spreading of bonding adhesive and post breakage during BOX removal in post
fabrication. A mask revision is the first step in solving the problem of uncontrolled adhesive spread and vapor phase HF etching is available to eliminate post breakage.

The folded electrothermal actuator topologies investigated in this work are described analytically and the models are shown to be consistent with characterization data for mirrors and actuators at various scales. The performance advantage of bimorphs with discrete heaters over multimorphs beams with distributed heaters is drawn out of the theoretical analysis and backed up with direct experimental validation on test structures. Detailed measurements of foundry CMOS layer thicknesses explain much of the variation observed in self-assembly displacements and device response. Characterization of material properties like Young’s modulus provide a means to explain some of the variation observed from foundry run to foundry run. Measurements made on test structures validate the electrothermal actuator response dependence on stack composition, heater placement, payload dimensions and beam dimensions predicted by the analytical models.

In developing SOI-CMOS-MEMS it became necessary to generate models for the application of ARDEM for the control of etch depth and etch uniformity. The model is analytically tractable and, stripped of its spatial and pattern-based variation components, can be used by researchers to easily estimate etch depth based on the characteristic dimension of a feature, provided their process has been shown to adhere to Rangelow’s criteria for the validity of the Coburn and Winter’s ARDE model.

A significant contribution to the basic understanding of device variation caused by MEMS processing is made in the investigation of etch heating during release etch. It is shown how isotropic Si etching by F is the main source of temperature increases for this Si etch process and chamber. The dependence on structure dimensions is captured in a power balance model of etch heating that can be applied to any etch process whose plasma parameters are known. The proportion of exothermic reaction heat absorbed by released MEMS structures from the etching of Si by F is quantified for possibly the first time, which represents a fundamental scientific contribution.
7.2 Conclusions

The complete elimination of TiW barrier metal attack during plasma release etch is essential to reduce variation in SOI-CMOS-MEMS arrayed devices and make the technology a viable alternative for Microsystems designers. The release etch strategies adopted to overcome catastrophic electrical failure due to W via attack are sufficient to produce working micromirror devices, but are insufficient to the task of eliminating TiW barrier metal attack that drives within array coplanarity variation. Without this, the complexity of implementing SOI-CMOS-MEMS micromirror devices in optical systems increases due to the need to characterize every chip for array coplanarity deviations and power sensitivity variations and to implement a control scheme to compensate for these effects.

Control over layer thicknesses must be given to the designer if SLM-scale micromirror devices are to be realized in CMOS-MEMS or SOI-CMOS-MEMS. As the device scale reduces and the array pitch decreases, it is shown analytically and demonstrated experimentally that the power sensitivity, i.e. the angular rotation per mW power input, rapidly decreases due to its linear dependence on actuator length and the limitations on the sustainable temperature gradients imposed by the CMOS material system. It is shown that the only way to recover this adverse scaling relationship in the context of CMOS is to decrease the thickness of the metal, oxide and poly layers in a multimorph distributed heater actuator. The other alternative takes the designer away from CMOS into a custom process with an optimized material system.

Power density increases exponentially with decreasing device pitch because more power is needed to achieve the maximum temperatures that generate the full-scale device deflections. This is a function of the decrease in thermal isolation between the legs of the folded electrothermal actuator topology and between the heaters and the thermal grounds with decreasing pitch. Mechanical latching is unavoidable if continuous operation must be provided or micromirror positions must be held indefinitely. However, if scan range is a critical specification, electrothermal actuation is superior for pitches greater than approximately 200 µm.
7.3 Future Directions

A great deal has been learned in this work about the issues of integrating microscale components with CMOS-MEMS that have use for the wafer manufacturer and the single-chip researcher. Etch depth control has been improved through the use of ARDEM and etch ballasting and the understanding of the mechanisms of device heating during plasma release etch mean that forbidding regions of the process space are no longer inhabited by dragons. With ARDEM models in hand, it is feasible for MEMS manufacturers to compensate for process-chamber-based spatial etch depth variation by varying ARDEM patterns across a wafer. The algorithms to generate complex geometries with equivalent etch rates must be developed to realize this kind of goal, but may be no more difficult to implement than optical pattern correction algorithms. The converse is also feasible, to work backwards from a desired multi-level depth profile to the single ARDEM mask that would produce it. The goal in such a case could be to tailor Si breakthrough times to particular structures or to compensate for unavoidable ARDE effects due to the frontside design. This appears to be an algorithm development project that would proceed hand-in-hand with process research and characterization.

The observations made during post etch development indicate there is also a need for modeling of ARDP and lateral ARDE effects. Neither topic has been widely investigated in the literature but both are necessary to understand the issues of design-based Si release etch variation. Effective modeling of lateral ARDE could provide other useful etch techniques for the production of honeycomb structures that could be used to enhance thermal convection and conduction through air. The problem will likely require revisitation of Clausing’s theoretical development of the vacuum conductance correction factor for analytic development of its angular dependence.

The strongly worded conclusion in Section 7.2 about the elimination of TiW barrier metal attack presages the call for the investigation of an independent sidewall passivation process following frontside oxide etch but preceding any bonding or release etch process. It was proposed to investigate such a process as part of this dissertation but the immediate need was eliminated by the “success” of alter-
nate release etch process strategies indicated by the conclusions of the IR etch heating investigation. However, the avoidance of the development of a sidewall passivation process proved to be a mistake as TiW attack appears to be the dominant cause of coplanarity loss in micromirror arrays. The issue does not affect only large angle micromirror arrays in SOI-CMOS-MEMS but is observed by Iyer [47], Lackdawala [126] and Zhu [66] in other fabrication technologies. The sidewall spacer approach of the semiconductor industry is still a promising candidate that could be implemented using PECVD oxide deposition or atomic layer deposition. Passivation adhesion and integrity through release etch must be considered in such an investigation.

The issues with post etch, adhesive application and bonding can be overcome with small modifications to mask designs. Once the other issues hindering device scaling to SLM dimensions are overcome, these process steps should be revisited to demonstrate SOI-CMOS-MEMS mirror arrays for these applications.

Independent measurement of CTE and thermal conductivity and their tracking across fabrication technologies and from foundry run to foundry run should be done to enable accurate predictions of device behavior and its variation using the models in Chapter 2.

Finally, other payloads should be investigated for SOI-CMOS-MEMS and/or an Alternate-material-CMOS-MEMS fabrication technology. The technology is ready for mm-scale devices to be integrated with CMOS-MEMS and could be readily enhanced by developing techniques to electrically interconnect payloads such as hard-disk drive read/write heads to CMOS-MEMS actuators.
Appendix A - SOI-CMOS-MEMS Process Flow
## A.1 CMOS

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>CMOS</td>
<td>Formation of devices in CMOS technology</td>
<td>CMOS chip with passivation openings to bond pads.</td>
<td>CMOS foundry</td>
<td></td>
<td>Foundry processing</td>
<td>JAZZ Semiconductor - 3 month manufacturing and shipment lead time from tape-out.</td>
</tr>
<tr>
<td>0110</td>
<td>Inspect</td>
<td>Inspect CMOS die and bin according to quality</td>
<td>Bins of varying quality die for use as test die and device die</td>
<td>Olympus MX80 microscope</td>
<td>CMOS die</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0120</td>
<td>Measure</td>
<td>Measure CMOS chip thickness</td>
<td>Characterize the thickness of the returned CMOS chips to enable appropriate choice of tile thickness</td>
<td>micrometer</td>
<td>CMOS die</td>
<td></td>
<td>Measure a minimum of 5 chips to get a range from across the wafer.</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>1000</td>
<td>Clean</td>
<td>Clean CMOS die and Si tiles</td>
<td>Particulates and organics removed from both surfaces of the CMOS</td>
<td>wet bench</td>
<td>acetone</td>
<td>Ultrasonic Time - 10 min</td>
<td>Put 2 die/tiles per beaker and fill beaker with acetone ~ half way. Fill the ultrasonic bath with water until it reaches the level of the acetone in the beaker. Use small petri dish filled with IPA to rinse off acetone. Use N2 gun to dry the die and tiles.</td>
</tr>
<tr>
<td>1010</td>
<td>Deposit</td>
<td>Deposit Al on backside of CMOS die</td>
<td>100 nm of Al</td>
<td>Perkin Elmer 8L</td>
<td>Al</td>
<td>Pressure - 5 mT Power - 130 W DC Time - 1 min Heat Ex. Temp - 14 °C</td>
<td>Ar is used as the bleed gas. The flow of the Ar is adjusted to achieve the desired pressure. This layer acts as the mask for the final CMOS-MEMS actuator release etch. Perform at least 2 minutes of pre-sputter on each target to condition them. Pumpdown below 5 x 10^-7 Torr will take &gt; 60 mins.</td>
</tr>
<tr>
<td>1020</td>
<td>Tile</td>
<td>Tile CMOS die with Si</td>
<td>1 - 4 CMOS die surrounded by tiles of appropriate thickness to ensure uniform coat of resist</td>
<td>wet bench</td>
<td>Kapton tape Si tiles</td>
<td>CMOS will be mounted face down, so backside of CMOS die and backside of tile should face up. Kapton tape holds the tiled arrangement together for transport.</td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>----------------------------------------</td>
<td>------------------------------------------------------------------------------</td>
<td>-------------------</td>
<td>---------------------------</td>
<td>--------------------------------------------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>1030</td>
<td>Coat</td>
<td>Coat 3&quot; glass carrier wafer with resist</td>
<td>A uniform ~4μm layer of resist to act as an adhesion layer for the CMOS die and Si tiles</td>
<td>Solitec photore sist spinner</td>
<td>3&quot; round glass wafer AZ4210</td>
<td>Spread Time - 6 s Spin Rate - 600 rpm Spin Time - 30 s Spin Rate - 1800 rpm</td>
<td>Do not allow solvent to fully evaporate before placing the CMOS die and Si tiles on the carrier. Spin rate can be adjusted to increase or reduce solvent loss. However, too thick a resist layer can make it very difficult to achieve planarity across all CMOS die.</td>
</tr>
<tr>
<td>1040</td>
<td>Mount</td>
<td>Mount CMOS die and Si tiles on glass wafer</td>
<td>Uniform height of CMOS and silicon tile surface with ~5μm gap between die and tiles to ensure good resist coat</td>
<td>hotplate</td>
<td></td>
<td>Temp - 90 °C Time - as required</td>
<td>Mount tiled die on the glass wafer and rearrange them to reduce the gaps between die and tiles to ~5 μm. Use the hotplate to soften the resist during the rearrangement. The gap between the CMOS die prevents buckling during backside etch.</td>
</tr>
<tr>
<td>1050</td>
<td>Clean</td>
<td>Clean surface of die and tiles</td>
<td>Clean CMOS backside surface in preparation for resist coat</td>
<td>cotton swab</td>
<td>acetone</td>
<td></td>
<td>Blot excess acetone from the swab before cleaning the die, otherwise the excess acetone will dissolve the resist between the die and lead to bubbling during the bake operation.</td>
</tr>
<tr>
<td>1060</td>
<td>Inspect</td>
<td>Inspect the die and tiles for defects</td>
<td>Clean and planar die and tiles with gaps minimized and no serious chips or cracks in tiles</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td>Planarity over the surface of the die and tiles affects resist uniformity.</td>
</tr>
<tr>
<td><strong>Op. No.</strong></td>
<td><strong>Op. Type</strong></td>
<td><strong>Operation Description</strong></td>
<td><strong>Process Goal</strong></td>
<td><strong>Equipment</strong></td>
<td><strong>Materials</strong></td>
<td><strong>Conditions</strong></td>
<td><strong>Comments</strong></td>
</tr>
<tr>
<td>------------</td>
<td>-------------</td>
<td>--------------------------</td>
<td>------------------</td>
<td>--------------</td>
<td>--------------</td>
<td>---------------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| 1070       | Coat        | HMDS coat                | Monolayer of adhesion promoter to improve resist adhesion and pattern integrity | Solitec photoresist spinner | HMDS | Spread Time - 6 s  
Spin Rate - 600 rpm  
Spin Time - 30 s  
Spin Rate - 4000 rpm | Dispense enough HMDS to coat the die and the tiles. Allow the HMDS to puddle for ~5 s before commencing the spin. Do a second HMDS coat right after the first. |
| 1080       | Coat        | Resist coat              | ~1 μm resist with uniform die surface coverage | Solitec photoresist spinner | AZ4110 | Spread Time - 6 s  
Spin Rate - 600 rpm  
Spin Time - 30 s  
Spin Rate - 4000 rpm | Dispense a puddle that coats both the die and tiles. |
| 1090       | Bake        | Pre-exposure resist cure | Removal of excess solvent and resist stabilization | Despatch Protocol-Plus convection oven |  | Temp - 90 °C  
Time - 30 min |  |
| 1100       | Expose      | Expose "no grating" backside pattern | Exposed resist | Heidelberg DWL66 | mask as required by design | Write-head - 10 mm  
Filter - 31%  
Intensity - as required by equipment state  
Defocus - 2047 | Perform DWL backside alignment calibration prior to chip alignment.  
Align to inner corner of bottom left-hand mirror (ie column 1, row 1). |
| 1110       | Develop     | Develop exposed resist   | Clean backside no-grating mask pattern transferred to resist, no bridging of features and good edge definition | wet bench petri dish  
3" wafer holder  
DI gun  
N₂ gun | AZ Developer DI water N₂ | Temp - 20 °C  
Time - ~2.0 min + 0.5 min overdevelop | Quench the develop process in a petri dish of DI water prior to DI gun rinse and N₂ dry. |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1120</td>
<td>Etch</td>
<td>Backside Al wet etch</td>
<td>Patterned Al</td>
<td>acid bench</td>
<td>Al etchant</td>
<td>Temp - 20 ºC</td>
<td>Visually endpoint the etch. Look for non-uniformity in the etching of the Al and endpoint when the last Al is gone. Al etchrate ~0.6 nm/s. Quench the etch in a petri dish of water before final rinse and dry.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>petri dish</td>
<td>DI water</td>
<td>Time ~2.5 min + 0.5 min overetch</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3″ wafer holder</td>
<td>N₂ gun</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DI gun</td>
<td>N₂ gun</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1130</td>
<td>Inspect</td>
<td></td>
<td>Clean &quot;no-grating&quot; mask pattern transferred to Al and no residual Al in the open areas</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1140</td>
<td>Demount</td>
<td>Remove chips from glass carrier wafer</td>
<td>Intact individuated die with backside &quot;no-grating&quot; pattern</td>
<td>hotplate</td>
<td></td>
<td>Temp - 90 ºC</td>
<td>Heat glass wafer on hotplate and apply light shearing force to the short edge of the tiles away from the die.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Time - as needed</td>
<td></td>
</tr>
<tr>
<td>1150</td>
<td>Strip</td>
<td>Clean resist from front and back surface of die</td>
<td>Clean surface of die in preparation for backside &quot;grating&quot; litho</td>
<td>petri dish</td>
<td>acetone</td>
<td></td>
<td>Soak briefly in acetone in petri dish before transferring to petri dish with IPA to rinse off acetone.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>N₂ gun</td>
<td>IPA</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>N₂</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1160</td>
<td>Tile</td>
<td>Tile CMOS die with Si</td>
<td>1 - 4 CMOS die surrounded by tiles of appropriate thickness to ensure uniform coat of resist</td>
<td>wet bench</td>
<td>Kapton tape</td>
<td></td>
<td>Re-use the tiles from the first, Al-masking step. CMOS will be mounted face down, so backside of CMOS die and backside of tile should be face up. Kapton tape holds the tiled arrangement together for transport.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Kapton tape</td>
<td>Si tiles</td>
<td></td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>----------</td>
<td>-----------------------------</td>
<td>-------------------------------------------------------------------------------</td>
<td>----------------------------------</td>
<td>-----------</td>
<td>-----------------------------------------------</td>
<td>---------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 1170   | Coat     | Coat 3" glass carrier wafer with resist | Form a uniform ~4um layer of resist to act as an adhesion layer for the CMOS die and Si tiles | Solitec photoresist spinner      | AZ4210    | Spread Time - 6 s  
Spin Time - 30 s  
Spin Rate - 1800 rpm | Do not allow solvent to fully evaporate before placing the CMOS die and Si tiles on the carrier. Spin rate can be adjusted to increase or reduce solvent loss. However, too thick a resist layer can make it very difficult to achieve planarity across all CMOS die. |
| 1180   | Mount    | Mount CMOS die and Si tiles on glass wafer | Uniform height of CMOS and silicon tile surface with ~5 µm gap between die and tiles to ensure good resist coat | hotplate                         | 3" round glass wafer | Temp - 90 ºC  
Time - as needed | Mount tiled die on the glass wafer and rearrange them to reduce the gaps between die and tiles to ~5 µm. Use the hotplate to soften the resist during the rearrangement. The gap between the CMOS die prevents buckling during back-side etch. |
<p>| 1190   | Clean    | Clean surface of die and tiles | Clean CMOS backside surface in preparation for resist coat | cotton swab                      | acetone   |                                              | Blot excess acetone from the swab before cleaning the die, otherwise the excess acetone will dissolve the resist between the die and lead to bubbling during the bake operation. |</p>
<table>
<thead>
<tr>
<th>1200</th>
<th>Inspect</th>
<th>Inspect the die and tiles for defects</th>
<th>Clean and planar die and tiles with gaps minimized and no serious chips or cracks in tiles</th>
<th>Olympus MX80 microscope</th>
<th></th>
<th></th>
<th>Planarity over the surface of the die and tiles affects resist uniformity.</th>
</tr>
</thead>
</table>
| 1210   | Coat     | HMDS coat             | Monolayer of adhesion promoter to improve resist adhesion and pattern integrity | Solitec photore sist spin- ner | HMDS | Spread Time - 6 s  
Spin Time - 30 s  
Spread Rate - 600 rpm  
Spin Rate - 4000 rpm | Two HMDS coats are applied to the die with the same spin conditions. Dispense enough HMDS to coat the die and the tiles. Allow the HMDS to puddle for ~ 5 s before commencing the spin. Do a second HMDS coat right after the first. |
| 1220   | Coat     | Resist coat           | ~4.5 um of resist with uniform die surface coverage | Solitec photore sist spin- ner | AZ4210 | Spread Time - 6 s  
Spin Time - 30 s  
Spread Rate - 600 rpm  
Spin Rate - 2000 rpm | Two coats are applied to the die with the same spin conditions. Dispense a puddle that coats both the die and tiles. Apply the second coat immediately after the first spin is completed. |
| 1230   | Bake     | Pre-exposure resist cure | Removal of excess solvent and resist stabilization | Despatch Protocol- Plus convec- tion oven | | Temp - 90 ºC  
Time - 30 min | |
| 1240   | Expose   | Expose "grating" backside pattern | Exposed resist | Heidelberg DWL66 | mask as required by design | Write-head - 10 mm  
Filter - 31%  
Intensity - as required by equipment state  
Defocus - 2047 | Perform DWL backside align- ment calibration prior to chip alignment using "bsalign". Align to inner corner of bottom left-hand mirror (ie column 1, row 1). |
| 1250   | Develop  | Develop exposed resist | Clean backside grating mask pattern transferred to resist, no bridging of features and good edge defini- tion | wet bench petri dish  
3" wafer holder  
DI gun  
N₂ gun | AZ devel- oper DI water N₂ | Temp - 20 ºC  
Time - ~5.0 min + 0.5 min overdevelop | Quench the develop process in a petri dish of DI water prior to DI gun rinse and N₂ dry. Gentle dry needed to protect fine grating pattern. |
### Operation Description

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1260</td>
<td>Inspect</td>
<td>Inspect the die for complete development</td>
<td>Clean backside mask pattern transferred to resist, no bridging of features and good edge definition</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1270</td>
<td>Bake</td>
<td>Hardbake resist</td>
<td>Stabilize and harden resist in preparation for the silicon etch process</td>
<td>Blue M Stabiltherm gravity oven</td>
<td></td>
<td>Temp - 90 ºC</td>
<td>Time - 30 min</td>
</tr>
<tr>
<td>1280</td>
<td>Mount</td>
<td>Mount glass wafer on 4” back-side etch carrier wafer</td>
<td>Good adhesive and thermal contact between carrier wafer and glass wafer</td>
<td>150 ºC Revalpha Nitto Denko heat release tape 4” Si sub with resist</td>
<td></td>
<td></td>
<td>Use a 3” diameter circle of tape to mount the glass wafer. Ensure there is adequate room at the edge of the 4” carrier for the STS clamp fingers to avoid the tape surface, otherwise handling errors can occur in the STS due to sticking.</td>
</tr>
<tr>
<td>1290</td>
<td>Etch</td>
<td>Backside silicon etch</td>
<td>Etch silicon to a depth of 240 µm in the actuator regions without eroding all resist and maintain full thickness of silicon in masked areas</td>
<td>STS-ASE SF6 O2 C4F8</td>
<td>anisotropic - ~105 min polymer rem. - 1 min isotropic - 5 min See Appendix C for detailed Si etch recipe conditions.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1300</td>
<td>Inspect</td>
<td>Inspect the die for complete silicon etch</td>
<td>Backside grating structure completely removed and ~240 µm etch depth in the actuator region</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
</tbody>
</table>
| 1310    | Demount  | Remove die from glass carrier wafer | Intact individuated die with backside pattern | hotplate |           | Temp - 90 ° C  
Time - as needed | Heat glass wafer and 4” Si sub carrier on hotplate and apply light shearing force to the short edge of the tiles away from the die. |
| 1320    | Strip    | Clean resist from front and back surface of die | Clean surface of die in preparation for frontside etch | beaker, ultrasonic bath, petri dish, N₂ gun | acetone, IPA, N₂ | Ultrasonic Time - 8 min | Put 2 dice per beaker and fill beaker with acetone ~ half way. Fill the ultrasonic bath with water until it reaches the level of the acetone in the beaker. |
| 1330    | Etch     | Frontside oxide etch | Remove oxide from the surface of the die to expose MEMS structures and silicon surface. | Plasmatherm 790 | See Appendix C for oxide etch recipe conditions | Narrow gaps between two metal 4 structures are the last features to clear of oxide. Check these areas closely. If further etching is required, do it in 15 min steps. |
| 1340    | Inspect  | Inspect the die for complete oxide etch | Complete oxide etch on all Si surfaces | Olympus MX80 microscope |           |           | |
| 1350    | Store    | Store CMOS-MEMS die for further processing | Secure low humidity storage | dry box |           | Temp - 20° C | |
### A.3 SOI Mirror-Post

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>2000</td>
<td>Clean</td>
<td>Clean SOI wafer</td>
<td>Surface free of organics and particulates</td>
<td>wet bench Semitool PSC-101 4&quot; wafer holder N₂ gun</td>
<td>SOI wafer acetone IPA N₂</td>
<td>Default SRD recipe</td>
<td>Use a double-sided polished SOI wafer. This flow assumes a 25 µm device layer, 1 µm buried oxide and 500 µm handle layer is used. Spin/rinse/dry following acetone/IPA rinse. <strong>For very thin SOI wafers the Semitool can’t be used. Hold the wafer like a CD while rinsing and drying. Avoid “Tacoma Narrows” effect while drying.</strong></td>
</tr>
<tr>
<td>2010</td>
<td>Deposit</td>
<td>Deposit Al on post/handle side</td>
<td>100 nm of Al</td>
<td>Perkin Elmer 8L</td>
<td>Al</td>
<td>Pressure - 5 mT Power - 130 W Heat Ex. Temp - 14 ºC Time - 1 min</td>
<td>Ar is used as the bleed gas. The flow of the Ar is adjusted to achieve the desired pressure. Al is deposited on the post/handle side first to protect the quality of the mirror surface. Perform at least 2 minutes of pre-sputter on each target to condition them. Pumpdown below 5 x 10⁻⁷ Torr will take &gt; 60 mins.</td>
</tr>
<tr>
<td>2020</td>
<td>Clean</td>
<td>Clean SOI wafer</td>
<td>Remove any particulates that may have contaminated the mirror/device side while the post/handle side was being coated with Al</td>
<td>wet bench Semitool PSC-101 4&quot; wafer holder N₂ gun</td>
<td>acetone IPA N₂</td>
<td>Default SRD recipe</td>
<td>Spin/rinse/dry following acetone/IPA rinse.</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
</tbody>
</table>
| 2030    | Deposit  | Deposit Al on mirror/device side | 100 nm of Al | Perkin Elmer 8L | Al | Pressure - 5 mT  
Power - 130 W  
Heat Ex. Temp - 14 °C  
Time - 1 min | Ar is used as the bleed gas. The flow of the Ar is adjusted to achieve the desired pressure. Perform at least 2 minutes of pre-sputter on each target to condition them.  
Pumpdown below $5 \times 10^{-7}$ Torr will take $> 60$ mins. |
| 2040    | Coat     | HMDS coat mirror/device side | Monolayer of adhesion promoter to improve resist adhesion and pattern integrity | Solitec photoresist spinner | HMDS | Spread Time - 6 s  
Spread Rate - 600 rpm  
Spin Time - 30 s  
Spin Rate - 4000 rpm | Dispense enough HMDS to coat the wafer. Allow the HMDS to puddle for ~ 5 s before commencing the spin. Do a second HMDS coat right after the first. |
| 2050    | Coat     | Imaging resist coat mirror/device side | Resist thickness ~1 µm with uniform wafer surface coverage | Solitec photoresist spinner | AZ4110 | Spread Time - 6 s  
Spread Rate - 600 rpm  
Spin Time - 30 s  
Spin Rate - 4000 rpm | Dispense a 1” diameter puddle. |
| 2060    | Bake     | Pre-exposure resist cure | Removal of excess solvent and resist stabilization | Despatch Protocol-Plus convection oven | | Temp - 90 °C  
Time - 30 min | |
| 2070    | Coat     | Protective resist coat post/handle side | Resist thickness ~1 µm with uniform wafer surface coverage | Solitec photoresist spinner | AZ4110 | Spread Time - 6 s  
Spread Rate - 600 rpm  
Spin Time - 30 s  
Spin Rate - 4000 rpm | Dispense a 1” diameter puddle. |
| 2080    | Bake     | Resist solvent removal | Removal of excess solvent and resist stabilization | Despatch Protocol-Plus convection oven | | Temp - 90 °C  
Time - 5 min | Prop the mirror/device side of the wafer so that the bulk of the surface is not contacting anything. This will reduce mirror defects and scratches. |
## SOI Mirror-Post

### Operation 2090: Expose
- **Description:** Expose mirror/device side
- **Process Goal:** Exposed resist
- **Equipment:** Süss MA56
- **Materials:** mask as required by design
- **Conditions:** Time - 1.8 s
- **Comments:** Use "First Mask" setting as no alignment is required. Center the stage before loading the wafer.

### Operation 2100: Develop
- **Description:** Develop exposed resist
- **Process Goal:** Clean mirror mask pattern transferred to resist, no bridging of features and good edge definition
- **Equipment:** wet bench
- **Materials:** AZ developer DI water
- **Conditions:** Temp - 20 ºC Time - ~0.8 min + 0.2 min overdevelop
- **Comments:** Quench the develop process in a petri dish of DI water prior to DI gun rinse and N2 dry.

### Operation 2110: Inspect
- **Description:** Inspect the developed pattern
- **Process Goal:** Clean mirror mask pattern transferred to resist, no bridging of features and good edge definition
- **Equipment:** Olympus MX80 microscope

### Operation 2120: Etch
- **Description:** Mirror Al wet etch
- **Process Goal:** Patterned Al
- **Equipment:** acid bench
- **Materials:** Al etchant DI water
- **Conditions:** Temp - 20 ºC Time - ~2.5 min + 0.5 min overetch
- **Comments:** Visually endpoint the etch. Look for non-uniformity in the etching of the Al and endpoint when the last Al is gone. Al etchrate ~0.6 nm/s. Quench the etch in a petri dish of water before final rinse and dry.

### Operation 2130: Inspect
- **Description:** Inspect the etched pattern
- **Process Goal:** Clean mirror mask pattern transferred to Al and no residual Al in the open areas
- **Equipment:** Olympus MX80 microscope

### Operation 2140: Strip
- **Description:** Clean resist from front and back surface of wafer
- **Process Goal:** Clean surface of die in preparation for post/handle side patterning
- **Equipment:** 4" wafer holder
- **Materials:** acetone IPA
- **Conditions:** N2 gun

### Table of Operations

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>2090</td>
<td>Expose</td>
<td>Expose mirror/device side</td>
<td>Exposed resist</td>
<td>Süss MA56</td>
<td>mask as required by design</td>
<td>Time - 1.8 s</td>
<td>Use &quot;First Mask&quot; setting as no alignment is required. Center the stage before loading the wafer.</td>
</tr>
<tr>
<td>2100</td>
<td>Develop</td>
<td>Develop exposed resist</td>
<td>Clean mirror mask pattern transferred to resist, no bridging of features and good edge definition</td>
<td>wet bench</td>
<td>AZ developer DI water</td>
<td>Temp - 20 ºC Time - ~0.8 min + 0.2 min overdevelop</td>
<td>Quench the develop process in a petri dish of DI water prior to DI gun rinse and N2 dry.</td>
</tr>
<tr>
<td>2110</td>
<td>Inspect</td>
<td>Inspect the developed pattern</td>
<td>Clean mirror mask pattern transferred to resist, no bridging of features and good edge definition</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2120</td>
<td>Etch</td>
<td>Mirror Al wet etch</td>
<td>Patterned Al</td>
<td>acid bench</td>
<td>Al etchant DI water</td>
<td>Temp - 20 ºC Time - ~2.5 min + 0.5 min overetch</td>
<td>Visually endpoint the etch. Look for non-uniformity in the etching of the Al and endpoint when the last Al is gone. Al etchrate ~0.6 nm/s. Quench the etch in a petri dish of water before final rinse and dry.</td>
</tr>
<tr>
<td>2130</td>
<td>Inspect</td>
<td>Inspect the etched pattern</td>
<td>Clean mirror mask pattern transferred to Al and no residual Al in the open areas</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2140</td>
<td>Strip</td>
<td>Clean resist from front and back surface of wafer</td>
<td>Clean surface of die in preparation for post/handle side patterning</td>
<td>4&quot; wafer holder</td>
<td>acetone IPA</td>
<td>N2 gun</td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>2150</td>
<td>Coat</td>
<td>Protective resist coat mirror/ device side</td>
<td>Resist thickness $\sim$1 µm with uniform wafer surface coverage</td>
<td>Solitec photoresist spinner</td>
<td>AZ4110</td>
<td>Spread Time - 6 s, Spread Rate - 600 rpm, Spin Time - 30 s, Spin Rate - 4000 rpm</td>
<td>Dispense a 1” diameter puddle.</td>
</tr>
<tr>
<td>2160</td>
<td>Bake</td>
<td>Resist solvent removal</td>
<td>Removal of excess solvent and resist stabilization</td>
<td>Despatch Protocol-Plus convection oven</td>
<td></td>
<td>Temp - 90 ºC, Time - 5 min</td>
<td></td>
</tr>
<tr>
<td>2170</td>
<td>Coat</td>
<td>HMDS coat post/ handle side</td>
<td>Monolayer of adhesion promoter to improve resist adhesion and pattern integrity</td>
<td>Solitec photoresist spinner</td>
<td>HMDS</td>
<td>Spread Time - 6 s, Spread Rate - 600 rpm, Spin Time - 30 s, Spin Rate - 4000 rpm</td>
<td>Dispense enough HMDS to coat the wafer. Allow the HMDS to puddle for $\sim$ 5 s before commencing the spin. Do a second HMDS coat right after the first.</td>
</tr>
<tr>
<td>2180</td>
<td>Coat</td>
<td>Imaging resist coat post/handle side</td>
<td>Resist thickness $\sim$1 µm with uniform wafer surface coverage</td>
<td>Solitec photoresist spinner</td>
<td>AZ4110</td>
<td>Spread Time - 6 s, Spread Rate - 600 rpm, Spin Time - 30 s, Spin Rate - 4000 rpm</td>
<td>Dispense a 1” diameter puddle.</td>
</tr>
<tr>
<td>2190</td>
<td>Bake</td>
<td>Pre-exposure resist cure</td>
<td>Removal of excess solvent and resist stabilization</td>
<td>Despatch Protocol-Plus convection oven</td>
<td></td>
<td>Temp - 90 ºC, Time - 30 min</td>
<td></td>
</tr>
<tr>
<td>2200</td>
<td>Expose</td>
<td>Expose post/handle side</td>
<td>Exposed resist</td>
<td>Süss MA6</td>
<td>mask as required by design</td>
<td>Mode - Vac, Time - 50 s</td>
<td></td>
</tr>
<tr>
<td>2210</td>
<td>Develop</td>
<td>Develop exposed resist</td>
<td>Clean post mask pattern transferred to resist, no bridging of features and good edge definition</td>
<td>wet bench petri dish, DI gun, N₂ gun</td>
<td>AZ Devel- oper, DI water, N₂</td>
<td>Temp - 20 ºC, Time - $\sim$0.8 min + 0.2 min overdevelop</td>
<td>Quench the develop process in a petrie dish of DI water prior to DI gun rinse and N₂ dry. Gentle dry needed to protect fine grating pattern.</td>
</tr>
<tr>
<td>--------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>2220</td>
<td>Inspect</td>
<td>Inspect the developed pattern</td>
<td>Clean post mask pattern transferred to resist, no bridging of features and good edge definition</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2230</td>
<td>Etch</td>
<td>Post Al wet etch</td>
<td>Patterned Al</td>
<td>acid bench petri dish 4&quot; wafer holder DI gun N2 gun</td>
<td>Al etchant DI water N2</td>
<td>Temp - 20 ºC Time - ~2.5 min + 0.5 min overdevelop</td>
<td>Visually endpoint the etch. Look for non-uniformity in the etching of the Al and endpoint when the last Al is gone. Al etchrate ~0.6 nm/s. Quench the etch in a petri dish of water before final rinse and dry.</td>
</tr>
<tr>
<td>2240</td>
<td>Inspect</td>
<td>Inspect the etched pattern</td>
<td>Clean post mask pattern transferred to Al and no residual Al in the open areas</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2250</td>
<td>Mount</td>
<td>Mount wafer on dicing frame</td>
<td>Dicing tape laminated on backside of wafer with no bubbles</td>
<td>hotplate laminator dicing frame</td>
<td>dicing tape</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2260</td>
<td>Scribe</td>
<td>Scribe mirror/ device side</td>
<td>Scribe lanes in the mirror side that extend ~15 um deeper than the buried oxide</td>
<td>Kulicke and Soffa dicing saw</td>
<td>Chuck-up Height - 0.565 mm Dicing saw conditions. See Appendix C for detailed conditions.</td>
<td>Use a chuck up height of 550 µm. **Chuck up height must be adjusted for wafers of different handle, device and buried oxide thickness.</td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>----------------------------------------</td>
<td>------------------------------------------------------------------------------</td>
<td>---------------------------</td>
<td>-----------</td>
<td>----------------------------------------------------------------------------</td>
<td>----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>2270</td>
<td>Dice</td>
<td>Dice wafer into individual die</td>
<td>Straight, clean dicing street dividing the wafer into sections 3 dice wide by 6 dice long</td>
<td>Kulicke and Soffa dicing saw</td>
<td></td>
<td>Chuck-up Height - 0.075 mm</td>
<td>Dicing saw conditions. See Appendix C for detailed conditions.</td>
</tr>
<tr>
<td>2280</td>
<td>Demount</td>
<td>Demount individual die</td>
<td>Intact, individual mirror-post die</td>
<td></td>
<td></td>
<td></td>
<td>Remove the sections from the dicing tape. Be careful not to bend the sections because they will break along the scribe lines. Instead, peel the dicing tape slowly from the back of the sections while holding the section still.</td>
</tr>
<tr>
<td>2290</td>
<td>Strip</td>
<td>Clean resist from front and back surface of the sections</td>
<td>Clean surface of sections in preparation for etching</td>
<td>petri dish</td>
<td>acetone</td>
<td>N2 gun</td>
<td>Ultrasonic the sections in a beaker filled with acetone. Any resist residue on the mirror/device side will lead to a failure of the heat release tape to properly release after etching.</td>
</tr>
<tr>
<td>2300</td>
<td>Store</td>
<td>Store diced sections for later use</td>
<td>Secured sections with minimal risk of pattern damage</td>
<td>wafer carrier</td>
<td></td>
<td></td>
<td>Put a circular paper filter below and above the sections to prevent them moving excessively.</td>
</tr>
<tr>
<td>2310</td>
<td>Mount</td>
<td>Mount die on a carrier wafer</td>
<td>Post die section uniformly adhered to the carrier using heat release tape with good thermal contact between the die and the carrier</td>
<td>post etch carrier wafer</td>
<td></td>
<td>150° C heat release tape</td>
<td>Cut a 2&quot; x 2&quot; section of heat release tape and laminate it to the carrier wafer. Place the section on the tape and apply slight pressure to the edge of the section normal to the corner so there is both a downward and sideways force component.</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>2320</td>
<td>Tile</td>
<td>Tile silicon bal-last around the die</td>
<td>Post die section surrounded along its perimeter by 1 cm of Si</td>
<td>STS-ASE</td>
<td>1 mm thick x 5 mm x 10 mm Si tiles</td>
<td></td>
<td>Place the Si tiles as close to the edge of the post die section as possible.</td>
</tr>
<tr>
<td>2330</td>
<td>Etch</td>
<td>Post/handle side silicon etch</td>
<td>Intact posts with vertical sidewalls on the posts and the perimeter wall of each chip and no buried oxide</td>
<td></td>
<td>SF$_6$, C$_4$F$_8$, O$_2$</td>
<td>anisotropic - ~420 min polymer rem. - 1 min isotropic - 1 min polymer rem. - 2 min</td>
<td>The final polymer removal step is necessary to expose the buried oxide so it can be etched by the buffered HF.</td>
</tr>
<tr>
<td>2340</td>
<td>Inspect</td>
<td>Inspect the etched section</td>
<td>Intact posts with vertical sidewalls on the posts and the perimeter wall of each chip and no buried oxide break-through</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td>Look for underetched silicon in the open areas, and any signs of misshapen sidewalls on the posts. It may be necessary to sacrifice some die for the sake of the others and a yield less than 18 die should be expected.</td>
</tr>
<tr>
<td>2350</td>
<td>Demount</td>
<td>Demount singulated die from carrier</td>
<td>Individual die</td>
<td>hot plate</td>
<td></td>
<td>Temp - 150 °C Time &lt; 1 min</td>
<td>Observe the release of the heat release tape very closely to see which edge pops up first on each die. Gently push the die along the opposite edge from any edge still adhering to the tape.</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>2360</td>
<td>Etch</td>
<td>Buried oxide HF etch</td>
<td>Complete buried oxide removal</td>
<td>acid bench teflon bowls teflon tweezers (sharp tip) 1.7 mL dropper personal protective equipment DI gun N₂ gun</td>
<td>Buffered HF DI water IPA N₂</td>
<td>Temp - 20 °C Time - 10 min + 1 min overetch</td>
<td>Use the dropper to dispense an amount of HF into the cavity formed by the post die perimeter wall so that the meniscus is level with the wall. Do a quench in a separate teflon bowl and a final rinse in another teflon bowl. Completion of the process will be obvious as the Si surface will dewet.</td>
</tr>
<tr>
<td>2370</td>
<td>Sort</td>
<td>Identify good die for device bonding</td>
<td>Bin the singulated die into bins for later use.</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2380</td>
<td>Store</td>
<td>Store singulated die for later use</td>
<td>Secured die with minimal risk of post damage.</td>
<td>Die carrier</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### A.4 Flip-chip Bonding

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>3000</td>
<td>Charge</td>
<td>Fill dip tray with epoxy</td>
<td>~40 μm thick layer of epoxy in the reservoir of a dip tray</td>
<td>1 mL syringe</td>
<td>Epo-Tek 377</td>
<td>Temp - 20 °C</td>
<td>Dispense a single drop of epoxy into the well of the dip tray. Use the needle to spread the epoxy evenly across the well so it contacts but does not overflow the perimeter boundary wall of the reservoir.</td>
</tr>
<tr>
<td>3010</td>
<td>Coat</td>
<td>Dip the ends of the posts into epoxy</td>
<td>Uniform ~40 μm of epoxy on the ends of the posts</td>
<td>M9-A bonder tool</td>
<td>Force - 200 g</td>
<td>Temp - 20 °C Time - 10 s</td>
<td>The M9-A is operated manually for the dipping process because the automated program turns off the vacuum at the end of bonding process leaving the mirror-post die on the dip tray. The mirror-post die remains on the upper chuck after dipping until the bonding operation.</td>
</tr>
<tr>
<td>3020</td>
<td>Diebond</td>
<td>Flip-chip bond the CMOS-MEMS and mirror-post die</td>
<td>Intact and bonded SOI-CMOS-MEMS die</td>
<td>M9-A bonder tool</td>
<td>Force - 200 g</td>
<td>Temp - 150 °C Time - 15 min</td>
<td>CMOS on lower chuck, mirror-post on the upper chuck. The M9-A is operated manually for the bonding process but could be automated. The force is allowed to float as the temperature increases. The force at 150 °C is ~1500 g. The vacuum diffuser plate also releases with the bonded die and care must be taken in lifting the diffuser off of the bonded die.</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>3030</td>
<td>Bake</td>
<td>Finish the epoxy cure</td>
<td>Fully cured epoxy</td>
<td>Blue M Stabiltherm gravity oven</td>
<td>Temp - 150 °C Time - 60 min</td>
<td>The cure schedule published by the manufacturer is 5 min at 150 °C, however cure time increases as epoxy volume decreases. The correct cure schedule has not been characterized but the cure schedule used here has proved sufficient.</td>
<td></td>
</tr>
<tr>
<td>3040</td>
<td>Mount</td>
<td>Mount the die on a carrier wafer</td>
<td>Uniformly adhered die mirror side down on the carrier wafer</td>
<td>release etch carrier wafer 150 °C heat release tape</td>
<td></td>
<td>The die needs to be pressed down onto the heat release tape, but care must be taken not to generate a shearing force that could break the flip-chip bond.</td>
<td></td>
</tr>
<tr>
<td>3050</td>
<td>Etch</td>
<td>CMOS-MEMS release etch</td>
<td>Fully released, electrically and mechanically intact CMOS-MEMS actuator</td>
<td>STS-ASE SF&lt;sub&gt;6&lt;/sub&gt; O&lt;sub&gt;2&lt;/sub&gt; C&lt;sub&gt;4&lt;/fsub&gt;F&lt;sub&gt;8&lt;/sub&gt; anisotropic - ~20 min polymer rem. - 1 min isotropic - 1 min</td>
<td>See Appendix C for detailed Si etch recipe conditions.</td>
<td>Visually endpoint the etch process by watching for the motion of the mirrors as they release.</td>
<td></td>
</tr>
<tr>
<td>3060</td>
<td>Inspect</td>
<td>Inspect for fully released CMOS-MEMS actuators</td>
<td>Fully released, electrically and mechanically intact CMOS-MEMS actuator</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Op. No.: Operation Number
Op. Type: Operation Type
Operation Description: Description of the operation
Process Goal: Goal of the process
Equipment: Equipment required for the operation
Materials: Materials required for the operation
Conditions: Conditions for the operation
Comments: Additional comments or notes.
|-------|----------|-----------------------|--------------|-----------|-----------|------------|----------|
| 3070  | Demount  | Remove die from carrier wafer | Intact SOI-CMOS-MEMS die | hotplate | | Temp - 90 °C  
Time - <1 min | The die will pop up off the heat release tape when the tape releases. Watch closely to identify if any side continues to adhere to the tape. Push gently on a corner of the mirror-post die that is opposite the side which is still adhering. Generate a shearing force to break any residual adhesion before attempting to pick the die up. Pick the fully released die up on the CMOS-MEMS edge away from the mirror-post die. |
| 3080  | Mount    | Mount the die on a carrier wafer | SOI-CMOS-MEMS die uniformly adhered to the carrier wafer CMOS side down using heat release tape with good thermal contact between the die and the carrier | release etch carrier wafer  
150 °C heat release tape | | | The die needs to be pressed down onto the heat release tape. Press at the edges of the CMOS but take care not to contact the mirror-post die or the bonds will break. |
| 3090  | Etch     | Mirror release etch | Fully released, electrically and mechanically intact SOI-CMOS-MEMS devices | STS-ASE | SF₆  
O₂  
C₄F₈ | anisotropic - ~10 min  
See Appendix C for detailed Si etch recipe conditions. |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>3100</td>
<td>Inspect</td>
<td>Inspect for fully released SOI-CMOS-MEMS devices</td>
<td>Fully released, electrically and mechanically intact SOI-CMOS-MEMS devices</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3110</td>
<td>Demount</td>
<td>Remove die from carrier wafer</td>
<td>Intact SOI-CMOS-MEMS die</td>
<td>hotplate</td>
<td>Temp - 90 °C Time - &lt;1 min</td>
<td>The die will pop up off the heat release tape when the tape releases. Watch closely to identify if any side continues to adhere to the tape. Push gently on a corner of the CMOS-MEMS die that is opposite the side which is still adhering. Generate a shearing force to break any residual adhesion before attempting to pick the die up. Pick the fully released die up on the CMOS-MEMS edge away from the mirror-post die.</td>
<td></td>
</tr>
<tr>
<td>3120</td>
<td>Store</td>
<td>Store SOI-CMOS-MEMS die for packaging</td>
<td>Secure low humidity storage</td>
<td>dry box</td>
<td>Temp - 20 °C</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### A.5 Packaging

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>4000</td>
<td>Mount</td>
<td>Mount die on package</td>
<td>Die level and adhered to package</td>
<td>40 pin DIP package</td>
<td>silver paste</td>
<td></td>
<td>Use the minimum amount that will provide adhesion. The risk with too much paste is that the actuator will be fouled by the paste or the range of motion will be decreased.</td>
</tr>
<tr>
<td>4010</td>
<td>Cure</td>
<td>Set and harden silver paste</td>
<td>Hardened silver paste</td>
<td>dry box</td>
<td></td>
<td>Temp - 20 ºC Time - minimum 1 hour</td>
<td></td>
</tr>
<tr>
<td>4020</td>
<td>Bond</td>
<td>Bond gold wire to pads and DIP traces</td>
<td>Gold wire leads attached from DIP traces to die</td>
<td>West Bond 4500E wirebonder</td>
<td>Boeing bonding conditions</td>
<td>Bond pads should not be shorted and wire loops should not protrude above the plane of the package surface. Use manual mode of wirebonder. Use a heater to raise the temperature of the package and device to 70 ºC.</td>
<td></td>
</tr>
<tr>
<td>4030</td>
<td>Test</td>
<td>Test electrical functionality of mirrors in the array</td>
<td>Ensure electrical contact, actuation and range of motion</td>
<td>probe station micromanipulators WYKO NT3300 Microvision</td>
<td>&lt;7 μm radius probe needles</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4040</td>
<td>Cap</td>
<td>Mount lid to package</td>
<td>Wirebonded die secured and protected beneath package lid</td>
<td>DIP lid tape</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4050</td>
<td>Store</td>
<td>Store for further testing or shipment</td>
<td>Intact die fully characterized or in customer's hands</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Appendix B - Auxiliary Process Flows
### B.1 Epoxy Dip Tray

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>Coat</td>
<td>HMDS coat</td>
<td>Monolayer of adhesion promoter to improve resist adhesion and pattern integrity</td>
<td>Solitec photoresist spinner</td>
<td>500 µm thick 100 mm Si wafer</td>
<td>Spread Time - 6 s Spread Rate - 600 rpm Spin Time - 30 s Spin Rate - 4000 rpm</td>
<td>Dispense enough HMDS to coat the die and the tiles. Allow the HMDS to puddle for ~ 5 s before commencing the spin. Do a second HMDS coat right after the first.</td>
</tr>
<tr>
<td>0110</td>
<td>Coat</td>
<td>Resist coat</td>
<td>~2 µm resist with uniform die surface coverage</td>
<td>Solitec photoresist spinner</td>
<td>AZ4210</td>
<td>Spread Time - 6 s Spread Rate - 600 rpm Spin Time - 30 s Spin Rate - 4000 rpm</td>
<td>Dispense a 1” puddle.</td>
</tr>
<tr>
<td>0120</td>
<td>Bake</td>
<td>Pre-exposure resist cure</td>
<td>Removal of excess solvent and resist stabilization</td>
<td>Despatch Protocol-Plus convection oven</td>
<td></td>
<td>Temp - 90 ºC Time - 30 min</td>
<td></td>
</tr>
<tr>
<td>0130</td>
<td>Expose</td>
<td>Expose “dip-tray” mask</td>
<td>Exposed resist</td>
<td>Süss MA56</td>
<td>mask as required by design</td>
<td>Time - 2.5 s</td>
<td>Use &quot;First Mask&quot; setting as no alignment is required. Center the stage before loading the wafer.</td>
</tr>
<tr>
<td>0140</td>
<td>Develop</td>
<td>Develop exposed resist</td>
<td>Clean diptray mask pattern transferred to resist, no bridging of features and good edge definition</td>
<td>wet bench petri dish 100 mm wafer holder DI gun N₂ gun</td>
<td>AZ developer DI water N₂</td>
<td>Temp - 20 ºC Time - ~0.8 min + 0.2 min overdevelop</td>
<td>Quench the develop process in a petri dish of DI water prior to DI gun rinse and N2 dry.</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>0150</td>
<td>Etch</td>
<td>Silicon etch</td>
<td>Etch silicon to a depth of 40 µm in wall regions</td>
<td>STS-ASE</td>
<td>SF$_6$ O$_2$ C$_4$F$_8$</td>
<td>anisotropic - ~10 min polymer rem. - 1 min isotropic - 5 min See Appendix C for detailed Si etch recipe conditions.</td>
<td></td>
</tr>
<tr>
<td>0160</td>
<td>Strip</td>
<td>Clean resist from front of wafer</td>
<td>Clean surface of wafer</td>
<td>100 mm wafer holder N$_2$ gun</td>
<td>acetone IPA N$_2$</td>
<td></td>
<td>Rinse with acetone followed by IPA. Do not allow acetone to dry on the surface of the wafer</td>
</tr>
<tr>
<td>0170</td>
<td>Mount</td>
<td>Mount wafer on dicing frame</td>
<td>Dicing tape laminated on backside of wafer with no bubbles</td>
<td>hotplate laminator dicing frame</td>
<td>dicing tape</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0180</td>
<td>Dice</td>
<td>Dice wafer into sections</td>
<td>Straight, clean dicing street dividing the wafer into individual diptrays</td>
<td>Kulicke and Soffa dicing saw</td>
<td></td>
<td>Chuck-up Height - 0.075 mm Dicing saw conditions. See Appendix C for detailed conditions.</td>
<td></td>
</tr>
<tr>
<td>0190</td>
<td>Demount</td>
<td>Demount individual diptrays</td>
<td>Intact, individual diptrays</td>
<td></td>
<td></td>
<td>Remove the sections from the dicing tape. Peel the dicing tape slowly from the back of the sections while holding the section still.</td>
<td></td>
</tr>
<tr>
<td>0200</td>
<td>Clean</td>
<td>Clean diptrays</td>
<td>Particulates and organics removed from diptray surfaces</td>
<td>wet bench ultrasonic bath beaker petri dish N$_2$ gun</td>
<td>acetone IPA N$_2$</td>
<td>Ultrasonic Time - 10 min</td>
<td>Put 2 diptrays per beaker and fill beaker with acetone ~ half way. Fill the ultrasonic bath with water until it reaches the level of the acetone in the beaker. Use small petri dish filled with IPA to rinse off acetone. Use N2 gun to dry the die and tiles.</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
</tbody>
</table>
| 0210    | Deposit  | Deposit Al on diptray | 100 nm of Al | Perkin Elmer 8L | Al | Pressure - 5 mT  
Power - 130 W  
Heat Ex. Temp - 14 °C  
Time - 1 min | Al coat is needed to enable the epoxy to wet the diptray, otherwise the epoxy sits in a drop in the dip tray.  
Ar is used as the bleed gas. The flow of the Ar is adjusted to achieve the desired pressure.  
Perform at least 2 minutes of presputter on each target to condition them.  
Pumpdown below $5 \times 10^{-7}$ Torr will take $> 60$ mins. |
| 0220    | Store    | Store diptray for later use | Secure low humidity storage | dry box | Temp - 20° C |
### B.2 Flip-chip Vacuum Diffuser

|---------|----------|-----------------------|--------------|-----------|-----------|------------|----------|
| 0100    | Coat     | HMDS coat             | Monolayer of adhesion promoter to improve resist adhesion and pattern integrity | Solitec photoresist spinner | 220 µm thick double-sided polished 100 mm Si wafer HMDS | Spread Time - 6 s  
Spin Rate - 600 rpm  
Spin Time - 30 s  
Spin Rate - 4000 rpm | **For very thin wafers the Semitool can’t be used. Hold the wafer like a CD while rinsing and drying. Avoid “Tacoma Narrows” effect while drying. Dispense enough HMDS to coat the die and the tiles. Allow the HMDS to puddle for ~5 s before commencing the spin. Do a second HMDS coat right after the first.** |
| 0110    | Coat     | Resist coat           | ~2 µm resist with uniform die surface coverage | Solitec photoresist spinner | AZ4210 | Spread Time - 6 s  
Spread Rate - 600 rpm  
Spin Time - 30 s  
Spin Rate - 4000 rpm | Dispense a 1” puddle. |
| 0120    | Bake     | Pre-exposure resist cure | Removal of excess solvent and resist stabilization | Despatch Protocol-Plus convection oven | Temp - 90 ºC  
Time - 30 min | |
<table>
<thead>
<tr>
<th>0130</th>
<th>Expose</th>
<th>Expose “diffuser backside” mask</th>
<th>Exposed resist</th>
<th>Süss MA56</th>
<th>mask as required by design</th>
<th>Time - 2.5 s</th>
<th>Use &quot;First Mask&quot; setting as no alignment is required. Center the stage before loading the wafer. The backside pattern has a series of channels.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0140</td>
<td>Develop</td>
<td>Develop exposed resist</td>
<td>Clean diffuser backside mask pattern transferred to resist, no bridging of features and good edge definition</td>
<td>wet bench petri dish</td>
<td>AZ developer</td>
<td>Temp - 20 ºC Time - ~0.8 min + 0.2 min overdevelop</td>
<td>Quench the develop process in a petri dish of DI water prior to DI gun rinse and N2 dry.</td>
</tr>
<tr>
<td>0150</td>
<td>Mount</td>
<td>Mount wafer on carrier wafer</td>
<td>Device wafer securely mounted on a 100 mm carrier</td>
<td>150 ºC heat release tape</td>
<td>100 mm Si wafer</td>
<td></td>
<td>Cut a 100 mm circle of heat release tape no larger than the carrier wafer. Laminate the carrier wafer then press the device wafer onto it.</td>
</tr>
<tr>
<td>0160</td>
<td>Etch</td>
<td>Silicon etch</td>
<td>Etch silicon to a depth of 50 µm in wall regions</td>
<td>STS-ASE</td>
<td>SF6, O2, C4F8</td>
<td>anisotropic - ~25 min</td>
<td>See Appendix C for detailed Si etch recipe conditions.</td>
</tr>
<tr>
<td>0170</td>
<td>Strip</td>
<td>Clean resist from front of wafer</td>
<td>Clean surface of wafer</td>
<td>100 mm wafer holder</td>
<td>acetone N2</td>
<td></td>
<td>Rinse with acetone followed by IPA. Do not allow acetone to dry on the surface of the wafer.</td>
</tr>
<tr>
<td>0180</td>
<td>Coat</td>
<td>HMDS coat</td>
<td>Monolayer of adhesion promoter to improve resist adhesion and pattern integrity</td>
<td>Solitec photoresist spinner</td>
<td>220 µm thick double-sided polished 100 mm Si wafer HMDS</td>
<td>Spread Time - 6 s Spread Rate - 600 rpm Spin Time - 30 s Spin Rate - 4000 rpm</td>
<td>Dispense enough HMDS to coat the die and the tiles. Allow the HMDS to puddle for ~ 5 s before commencing the spin. Do a second HMDS coat right after the first.</td>
</tr>
<tr>
<td>0190</td>
<td>Coat</td>
<td>Resist coat</td>
<td>~4 µm resist with uniform die surface coverage</td>
<td>Solitec photoresist spinner</td>
<td>AZ4210</td>
<td>Spread Time - 6 s Spread Rate - 600 rpm Spin Time - 30 s Spin Rate - 2000 rpm</td>
<td>Dispense a 1” puddle.</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
</tbody>
</table>
| 0200 | Bake | Pre-exposure resist cure | Removal of excess solvent and resist stabilization | Despatch Protocol-Plus convection oven |  | Temp - 90 ºC  
Time - 30 min |  |
| 0210 | Expose |Expose “diffuser frontside” mask |Exposed resist |Süss MA6 mask as required by design |  | Time - 120 s | The frontside pattern has an array of holes. |
| 0220 | Develop | Develop exposed resist |Clean diffuser backside mask pattern transferred to resist, no bridging of features and good edge definition |wet bench petri dish  
100 mm wafer holder  
DI gun |AZ developer DI water N₂ | Temp - 20 ºC  
Time - ~1.0 min + 0.2 min overdevelop | Quench the develop process in a petri dish of DI water prior to DI gun rinse and N₂ dry. |
| 0230 | Mount |Mount wafer on carrier wafer |Device wafer securely mounted on a 100 mm carrier |150 ºC heat release tape  
100 mm Si wafer |  |  | Cut a 100 mm circle of heat release tape no larger than the carrier wafer. Laminate the carrier wafer then press the device wafer onto it. |
| 0240 | Etch | Silicon etch |Etch silicon to a depth of 50 µm in wall regions |STS-ASE SF₆  
O₂  
C₄F₈ |anisotropic - ~90 min  
See Appendix C for detailed Si etch recipe conditions. |  |  |
| 0250 | Inspect |Inspect the etched pattern |Si etched through the wafer |Olympus MX80 microscope |  |  | The frontside holes must be etched through to the backside channels. Etch in 5 min increments using anisotropic conditions until holes are etched through. |
| 0260 | Demount |Demount wafer from carrier |Intact, demounted etched wafer |hotplate |  | Temp - 150 ºC  
Time ~ 30 s | Watch the wafer during heating. It will pop up slightly when the heat release tape releases. |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0270</td>
<td>Etch</td>
<td>Etch polymer from surface</td>
<td>All polymer removed from surface so resist can be wet stripped</td>
<td>IPC barrel etcher</td>
<td>O₂</td>
<td>Time - 10 min</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Power - 200 W</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Pressure - 1 T</td>
<td></td>
</tr>
<tr>
<td>0280</td>
<td>Strip</td>
<td>Clean resist from front of wafer</td>
<td>Clean surface of wafer</td>
<td>100 mm wafer holder</td>
<td>acetone</td>
<td></td>
<td>Rinse with acetone followed by IPA. Do not allow acetone to dry on the surface of the wafer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>N₂ gun</td>
<td>IPA</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>N₂</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0290</td>
<td>Inspect</td>
<td>Inspect the etched pattern</td>
<td>No organic residue remaining in holes</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0300</td>
<td>Mount</td>
<td>Mount wafer on dicing frame</td>
<td>Dicing tape laminated on backside of wafer with no bubbles</td>
<td>hotplate laminator</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dicing frame</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0310</td>
<td>Dice</td>
<td>Dice wafer into sections</td>
<td>Straight, clean dicing street dividing the wafer into individual diffusers</td>
<td>Kulicke and Soffa dicing saw</td>
<td></td>
<td>Chuck-up Height - 0.075 mm</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Dicing saw conditions. See Appendix C for detailed conditions.</td>
<td></td>
</tr>
<tr>
<td>0320</td>
<td>Demount</td>
<td>Demount individual diffusers</td>
<td>Intact, individual diffusers</td>
<td></td>
<td></td>
<td></td>
<td>Remove the sections from the dicing tape. Peel the dicing tape slowly from the back of the diffusers while holding them still. Pull at a low angle to avoid breakage.</td>
</tr>
<tr>
<td>0330</td>
<td>Store</td>
<td>Store diffusers for later use</td>
<td>Safe and secure diffusers ready for use</td>
<td>dry box</td>
<td></td>
<td>Temp - 20° C</td>
<td></td>
</tr>
</tbody>
</table>
### B.3 Flip-chip Adhesive

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>Measure</td>
<td>Dispense epoxy part A</td>
<td>Known mass of epoxy part A in petri dish</td>
<td>petri dish electronic scales with 0.01 g precision</td>
<td>Epo-Tek 377 part A</td>
<td>Temp - 20° C</td>
<td>This mass represents a predetermined proportion of the final solution. Check the manufacturer’s spec sheet.</td>
</tr>
<tr>
<td>0110</td>
<td>Measure</td>
<td>Dispense epoxy part B</td>
<td>Known mass of epoxy part B in petri dish</td>
<td>petri dish electronic scales with 0.01 g precision</td>
<td>Epo-Tek 377 part A</td>
<td>Temp - 20° C</td>
<td>This mass represents a predetermined proportion of the final solution. Check the manufacturer’s spec sheet. Dispense part B directly into the same petri dish to which part A was dispensed. This mass represents 50% of the final solution.</td>
</tr>
<tr>
<td>0120</td>
<td>Mix</td>
<td>Mix epoxy parts A and B</td>
<td>Homogeneous mixture of epoxy part A and part B</td>
<td>glass stirring rod</td>
<td>Epo-Tek 377</td>
<td>Temp - 20° C</td>
<td>Visually inspect for homogeneity. The part A is clear and the part B is a light yellow color so judge uniformity by the color of the solution.</td>
</tr>
<tr>
<td>0130</td>
<td>Charge</td>
<td>Charge syringe with epoxy solution</td>
<td>Bubble free epoxy in 1 mL syringe</td>
<td>1 mL syringe 26 gauge hypodermic needle</td>
<td>Epo-Tek 377</td>
<td>Temp - 20° C</td>
<td>Remove bubbles from the solution before dispensing to dip tray.</td>
</tr>
</tbody>
</table>
## B.4 Backside Lithography Tiles

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>Mount</td>
<td>Mount Si wafer on dicing frame</td>
<td>100 mm Si sub-mounted on dicing frame using tape</td>
<td>hotplate laminator dicing frame</td>
<td>~280 µm thick 100 mm Si wafer dicing tape</td>
<td>Temp - 50 ºC</td>
<td>Silicon substrate thickness chosen to match CMOS die thickness within 5 um to ensure planarity of resist coat during backside patterning.</td>
</tr>
<tr>
<td>0110</td>
<td>Dice</td>
<td>Dice Si sub into tiles</td>
<td>Straight, clean dicing street between 5 mm x 10 mm tiles</td>
<td>Kulicke and Soffa dicing saw</td>
<td>Chuck-up Height - 0.075 mm Dicing saw conditions. See Appendix C for detailed conditions.</td>
<td>Leave the dried, diced wafer on the dicing tape, but cut the tape to a size that it can be stored in clamshell until tiles are needed.</td>
<td></td>
</tr>
<tr>
<td>0120</td>
<td>Store</td>
<td>Store die for later use</td>
<td></td>
<td>clam shell</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0130</td>
<td>Demount</td>
<td>Remove tiles from the tape</td>
<td>No chipping or cracking of tiles during removal</td>
<td></td>
<td></td>
<td>Remove tiles from tape by hand. Stretch the tape from the backside of the singulated die by pressing into it so the fragile edges of the tiles spread apart during demounting. Edge and corner integrity is necessary for planar resist coat and survival during etch.</td>
<td></td>
</tr>
<tr>
<td>0140</td>
<td>Clean</td>
<td>Clean tiles before use</td>
<td>Clean singulated tiles with smooth, sharp edges and no Si residues</td>
<td>beaker ultrasonic bath</td>
<td>acetone IPA</td>
<td>Ultrasonic in acetone to remove adhesive and silicon debris.</td>
<td></td>
</tr>
</tbody>
</table>
### B.5 Etch Ballast Tiles

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>Mount</td>
<td>Mount Si wafer on dicing frame</td>
<td>100 mm Si sub-mounted on dicing frame using tape</td>
<td>hotplate laminator</td>
<td>1 mm thick 100 mm Si wafer dicing tape</td>
<td>Temp - 50 ºC</td>
<td>The great thickness difference between the ballast tiles and the die they surround is to accommodate ARDE which results in a much faster tile etch rate than observed on the die.</td>
</tr>
<tr>
<td>0110</td>
<td>Dice</td>
<td>Dice Si sub into tiles</td>
<td>Straight, clean dicing street between 5 mm x 10 mm tiles</td>
<td>Kulicke and Soffa dicing saw</td>
<td></td>
<td>Chuck-up Height - 0.075 mm Dicing saw conditions. See Appendix C for detailed conditions.</td>
<td>Leave the dried, diced wafer on the dicing tape, but cut the tape to a size that it can be stored in clamshell until tiles are needed.</td>
</tr>
<tr>
<td>0120</td>
<td>Store</td>
<td>Store die for later use</td>
<td></td>
<td>clam shell</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0130</td>
<td>Demount</td>
<td>Remove tiles from the tape</td>
<td>No chipping or cracking of tiles during removal</td>
<td></td>
<td></td>
<td>Remove tiles from tape by hand. Stretch the tape from the backside of the singulated die by pressing into it so the fragile edges of the tiles spread apart during demounting. Edge and corner integrity is necessary for planar resist coat and survival during etch.</td>
<td></td>
</tr>
<tr>
<td>0140</td>
<td>Clean</td>
<td>Clean tiles before use</td>
<td>Clean singulated tiles with smooth, sharp edges and no Si residues</td>
<td>beaker ultrasonic bath</td>
<td>acetone IPA</td>
<td>Ultrasonic in acetone to remove adhesive and silicon debris.</td>
<td></td>
</tr>
</tbody>
</table>
# B.6 Backside Etch Carrier Wafer

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>Coat</td>
<td>Coat wafer with resist</td>
<td>Uniform, bubble free coat of resist</td>
<td>Solitec photoresist spinner</td>
<td>100 mm Si wafer AZ4620</td>
<td>Spread Time - 6 s Spread Rate - 600 rpm Spin Time - 30 s Spin Rate - 4000 rpm</td>
<td></td>
</tr>
<tr>
<td>0110</td>
<td>Bake</td>
<td>Remove solvent from resist</td>
<td>Solvent free resist film</td>
<td>hotplate</td>
<td></td>
<td>Temp - 90 °C Time - 30 min</td>
<td>Do not use the convection oven as the permanent adhesive side of the heat release tape will not adhere to the resulting surface for the duration of the backside etch process.</td>
</tr>
<tr>
<td>0120</td>
<td>Bake</td>
<td>Hardbake resist</td>
<td>Hardened, etch resistant resist film</td>
<td>Blue M Stabiltherm gravity oven</td>
<td></td>
<td>Temp - 120 °C Time - 60 min</td>
<td>A longer bake does not cause a problem. The carrier wafer should be left in the oven until immediately before the glass wafer with the CMOS die is to be mounted. Etch the CMOS immediately after mounting as the adhesion between the heat release tape and carrier wafer deteriorates over time.</td>
</tr>
<tr>
<td>0130</td>
<td>Cut</td>
<td>Cut heat release tape to size</td>
<td>3” diameter circle of heat release tape</td>
<td>scissors</td>
<td>150 °C heat release tape</td>
<td></td>
<td>Heat release side facing up.</td>
</tr>
<tr>
<td>0140</td>
<td>Laminate</td>
<td>Laminate heat release tape on wafer</td>
<td>Bubble free heat release tape</td>
<td>rod with rounded end</td>
<td></td>
<td></td>
<td>While holding one side of the heat release tape off the surface of the wafer, rub the other side onto the wafer using the rounded end of a pen or other implement.</td>
</tr>
</tbody>
</table>
# B.7 Post Etch Carrier Wafer

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>Coat</td>
<td>Coat wafer with resist</td>
<td>Uniform, bubble free coat of resist</td>
<td>Solitec photore sist spin- ner</td>
<td>100 mm Si wafer AZ4620</td>
<td>Spread Time - 6 s Spread Rate - 600 rpm Spin Time - 30 s Spin Rate - 2000 rpm</td>
<td>Do two coats of resist, one immediately after the other.</td>
</tr>
<tr>
<td>0110</td>
<td>Bake</td>
<td>Remove solvent from resist</td>
<td>Solvent free resist film</td>
<td>hotplate</td>
<td></td>
<td>Temp - 90 °C Time - 30 min</td>
<td>Do not use the convection oven as the permanent adhesive side of the heat release tape will not adhere to the resulting surface for the duration of the backside etch process.</td>
</tr>
<tr>
<td>0120</td>
<td>Bake</td>
<td>Hardbake resist</td>
<td>Hardened, etch resistant resist film</td>
<td>Blue M Stabiltherm gravity oven</td>
<td></td>
<td>Temp - 120 °C Time - 60 min</td>
<td>A longer bake does not cause a problem. The carrier wafer should be left in the oven until immediately before the glass wafer with the CMOS die is to be mounted. Etch the CMOS immediately after mounting as the adhesion between the heat release tape and carrier wafer deteriorates over time.</td>
</tr>
<tr>
<td>0130</td>
<td>Cut</td>
<td>Cut heat release tape to size</td>
<td>&gt;2” x 2” square of heat release tape</td>
<td>scissors</td>
<td>150 °C heat release tape</td>
<td></td>
<td>Heat release side facing up.</td>
</tr>
<tr>
<td>0140</td>
<td>Laminate</td>
<td>Laminate heat release tape on wafer</td>
<td>Bubble free heat release tape</td>
<td>rod with rounded end</td>
<td></td>
<td></td>
<td>While holding one side of the heat release tape off the surface of the wafer, rub the other side onto the wafer using the rounded end of a pen or other implement.</td>
</tr>
</tbody>
</table>
### B.8 Release Etch Carrier Wafer

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>Cut</td>
<td>Cut heat release tape to size</td>
<td>~0.5&quot; by 0.5&quot; square of heat release tape</td>
<td>scissors</td>
<td>120 °C heat release tape</td>
<td>Heat release side facing up.</td>
<td></td>
</tr>
<tr>
<td>0110</td>
<td>Laminate</td>
<td>Laminate heat release tape on wafer</td>
<td>Bubble free heat release tape</td>
<td>rod with rounded end</td>
<td>100 mm Si wafer</td>
<td>While holding one side of the heat release tape off the surface of the wafer, rub the other side onto the wafer using the rounded end of a pen or other implement.</td>
<td></td>
</tr>
</tbody>
</table>

### B.9 Etch Heating Test Structures

#### B.9.1 Backside Oxide Removal

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
<td>Clean</td>
<td>Clean the wafer prior to resist coat</td>
<td>Clean surface free of micromasking defects or defect that may lead to pinholes in the resist</td>
<td>Semitool PSC-101</td>
<td>100 mm, 220 µm double-sided polished wafer with 1.5 µm thick oxide</td>
<td>default SRD conditions</td>
<td>Do not use tweezers to hold 220 µm thick wafers during rinsing and drying operations due to the risk of breakage. Use a 100 mm wafer holder.</td>
</tr>
<tr>
<td>1010</td>
<td>Coat</td>
<td>Frontside resist coat</td>
<td>Pinhole free resist film on the frontside of the wafer and no resist defects on the backside of the wafer</td>
<td>Solitec photoresist spinner</td>
<td>AZ4210</td>
<td>Spread Time - 6 s Spread Rate - 600 rpm Spin Time - 30 s Spin Rate - 4000 rpm</td>
<td>The frontside of the wafer is the side the final etch release mask is patterned on. Remove backside resist defects with cotton swab soaked in acetone, ensuring no streaks left after wiping.</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
</tbody>
</table>
| 1020    | Bake     | Softbake resist       | Removal of excess solvent and resist stabilization | Despatch Protocol-Plus convection oven |           | Temp - 90 ºC  
          Time - 30 min |          |
| 1030    | Bake     | Hardbake resist       | Harden resist to increase the resistance to the HF etch | Blue M Stabiltherm gravity oven |           | Temp - 120 ºC  
          Time - 30 min |          |
| 1040    | Etch     | HF backside oxide removal | Oxide removed from the backside of the wafer | wet bench teflon dish teflon tweezers | buffered HF | Temp - 20 ºC  
          Time - 16 min | Ensure the backside surface dewets, indicating the oxide is gone. |
| 1050    | Strip    | Resist strip          | Complete removal of all resist and other organic residues | wet bench petri dish teflon tweezers | acetone IPA |           | Use a wipe soaked in acetone to remove the bulk of the resist ensuring no streaks are left, then use the acetone. |
### B.9.2 Frontside Patterning

|---------|----------|-----------------------|--------------|-----------|-----------|------------|----------|
| 2000    | Bake     | Dehydration bake      | Drive out all H$_2$O from the oxide layer | Blue M Stabiltherm gravity oven | TiW deposition | Temp - 200 ºC  
  Time - 6 hr | Neither of the process conditions are optimized for any particular film property. The conditions were taken from working processes of other researchers.  
Pumpdown below 5 x 10$^{-7}$ Torr will take > 60 mins. |
| 2010    | Deposit  | Frontside TiW/Al deposition | 600 nm of Al on 100 nm of TiW on oxide | Perkin-Elmer 8L | TiW/Al | TiW deposition  
  Pressure - 20 mT  
  Power - 100 W DC  
  Time - 15 min  
  Al deposition  
  Pressure - 5 mT  
  Power - 150 W DC  
  Time - 10 min  
  Heat Ex. Temp - 14 ºC | Perform at least 2 minutes of pre-sputter on each target to condition them.  
Pumpdown below 5 x 10$^{-7}$ Torr will take > 60 mins. |
| 2020    | Deposit  | Backside Al deposition | 100 nm of Al on Si | Perkin-Elmer 8L | Al | Al deposition  
  Pressure - 5 mT  
  Power - 130 W DC  
  Time - 1 min  
  Heat Ex. Temp - 14 ºC | Perform at least 2 minutes of pre-sputter on each target to condition them.  
Pumpdown below 5 x 10$^{-7}$ Torr will take > 60 mins. |
| 2030    | Coat     | Backside resist coat | ~1 μm thick, pin-hole free resist film on the frontside of the wafer and no resist defects on the backside of the wafer | Solitec photore sist spinner | AZ4110 | Spread Time - 6 s  
  Spread Rate - 600 rpm  
  Spin Time - 30 s  
  Spin Rate - 4000 rpm | Resist coat of the backside is done first to prevent the frontside imaging resist from contacting any hard surfaces. The rationale is that it is better to have shallow scratches in the frontside Al, than have a deep scratch in the imaging resist. |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>2040</td>
<td>Bake</td>
<td>Softbake resist</td>
<td>Minimally hardened resist to prevent scratches penetrating to the Al layer during frontside coat</td>
<td>Despatch Protocol-Plus convection oven</td>
<td></td>
<td>Temp - 90 ºC Time - 5 min</td>
<td></td>
</tr>
<tr>
<td>2050</td>
<td>Coat</td>
<td>Frontside HMDS coat</td>
<td>Uniform hydrophobic surface for optimal resist adhesion</td>
<td>Solitec photoresist spinner</td>
<td>HMDS</td>
<td>Spread Time - 6 s Spread Rate - 600 rpm Spin Time - 30 s Spin Rate - 4000 rpm</td>
<td>Allow the HMDS puddle to cover the entire wafer surface and sit for a couple of seconds prior to spinning. Do a second HMDS coat right after the first.</td>
</tr>
<tr>
<td>2060</td>
<td>Coat</td>
<td>Frontside resist coat</td>
<td>~1 µm thick, pinhole free resist film on the frontside of the wafer and no resist defects on the backside of the wafer</td>
<td>Solitec photoresist spinner</td>
<td>AZ4110</td>
<td>Spread Time - 6 s Spread Rate - 600 rpm Spin Time - 30 s Spin Rate - 4000 rpm</td>
<td></td>
</tr>
<tr>
<td>2070</td>
<td>Bake</td>
<td>Softbake resist</td>
<td>Removal of excess solvent and resist stabilization</td>
<td>Despatch Protocol-Plus convection oven</td>
<td></td>
<td>Temp - 90 ºC Time - 30 min</td>
<td></td>
</tr>
<tr>
<td>2080</td>
<td>Expose</td>
<td>Expose resist</td>
<td>Fully exposed resist</td>
<td>Karl Suss MA56</td>
<td>thermal_isolation_mask</td>
<td>Time - 1.8 s</td>
<td>The time results in overexposure of the resist but the feature bias is small enough to retain the smallest features so further optimization was not done.</td>
</tr>
<tr>
<td>--------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>2090</td>
<td>Develop</td>
<td>Develop exposed resist</td>
<td>Fully developed resist with no residues in the open areas</td>
<td>wet bench petri dish teflon tweezers</td>
<td>AZ developer</td>
<td>Time - &lt; 1 min</td>
<td>The pattern should develop within a few seconds and should clear in less than 30 s. Overdevelop for approximately 50% of the time it took to clear. One of the petri dishes should be used for water to quench the develop process. Flow water into the quench dish to fully rinse of the developer. Avoid the wafer edge impacting the wall of the petri dish.</td>
</tr>
<tr>
<td>2100</td>
<td>Inspect</td>
<td>Post-develop inspection</td>
<td>Fully developed resist with no residues in the open areas</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2110</td>
<td>Etch</td>
<td>Aluminum etch</td>
<td>Fully etched Al down to TiW layer, with no residues</td>
<td>acid wet bench petri dish teflon tweezers personal protective clothing</td>
<td>Al etchant</td>
<td>Temp - 20 ºC Time - 12 min + 0.5 min overetch</td>
<td>Etch until all Al is removed from the open areas and add 30 s overetch. The Al will begin to clear at the edge of the wafer.</td>
</tr>
<tr>
<td>2120</td>
<td>Strip</td>
<td>Remove resist</td>
<td>Resist removed from front and back of wafer with no particle or streak residues</td>
<td>solvent bench petri dish teflon tweezers</td>
<td>acetone IPA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### B.9.3 Backside Patterning

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>3000</td>
<td>Coat</td>
<td>Frontside resist coat</td>
<td>~1 µm thick, pin-hole free resist film on the frontside of the wafer and no resist defects on the backside of the wafer</td>
<td>Solitec photoresist spinner</td>
<td>AZ4110</td>
<td>Spread Time - 6 s, Spread Rate - 600 rpm, Spin Time - 30 s, Spin Rate - 4000 rpm</td>
<td>Resist coat of the backside is done first to prevent the frontside imaging resist from contacting any hard surfaces. The rationale is that it is better to have shallow scratches in the frontside Al, than have a deep scratch in the imaging resist.</td>
</tr>
<tr>
<td>3010</td>
<td>Bake</td>
<td>Softbake resist</td>
<td>Minimally hardened resist to prevent scratches penetrating to the Al layer during frontside coat.</td>
<td>Despatch Protocol-Plus convection oven</td>
<td></td>
<td>Temp - 90 ºC, Time - 5 min</td>
<td></td>
</tr>
<tr>
<td>3020</td>
<td>Coat</td>
<td>Backside HMDS coat</td>
<td>Uniform hydrophobic surface for optimal resist adhesion</td>
<td>Solitec photoresist spinner</td>
<td>HMDS</td>
<td>Spread Time - 6 s, Spread Rate - 600 rpm, Spin Time - 30 s, Spin Rate - 4000 rpm</td>
<td>Allow the HMDS puddle to cover the entire wafer surface and sit for a couple of seconds prior to spinning. Do a second HMDS coat right after the first.</td>
</tr>
<tr>
<td>3030</td>
<td>Coat</td>
<td>Backside resist coat</td>
<td>~1 µm thick, pin-hole free resist film on the frontside of the wafer and no resist defects on the backside of the wafer</td>
<td>Solitec photoresist spinner</td>
<td>AZ4110</td>
<td>Spread Time - 6 s, Spread Rate - 600 rpm, Spin Time - 30 s, Spin Rate - 4000 rpm</td>
<td></td>
</tr>
<tr>
<td>3040</td>
<td>Bake</td>
<td>Softbake resist</td>
<td>Removal of excess solvent and resist stabilization</td>
<td>Despatch Protocol-Plus convection oven</td>
<td></td>
<td>Temp - 90 ºC, Time - 30 min</td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>3050</td>
<td>Expose</td>
<td>Expose resist</td>
<td>Fully exposed resist</td>
<td>Karl Suss MA6</td>
<td>ARDEM_backside_mask</td>
<td>Time - 50 s</td>
<td>The time results in overexposure of the resist but the feature bias is small enough to retain the smallest features so further optimization was not done.</td>
</tr>
<tr>
<td>3060</td>
<td>Develop</td>
<td>Develop exposed resist</td>
<td>Fully developed resist with no residues in the open areas</td>
<td>wet bench petri dish teflon tweezers</td>
<td>AZ developer</td>
<td>Time - &lt; 1 min</td>
<td>The pattern should develop within a few seconds and should clear in less than 30 s. Overdevelop for approximately 50% of the time it took to clear. One of the petri dishes should be used for water to quench the develop process. Flow water into the quench dish to fully rinse of the developer. Avoid the wafer edge impacting the wall of the petri dish.</td>
</tr>
<tr>
<td>3070</td>
<td>Inspect</td>
<td>Post-develop inspection</td>
<td>Fully developed resist with no residues in the open areas</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3080</td>
<td>Etch</td>
<td>Aluminum etch</td>
<td>Fully etched Al down to TiW layer, with no residues</td>
<td>acid wet bench petri dish teflon tweezers personal protective clothing</td>
<td>Al etchant</td>
<td>Temp - 20 ºC</td>
<td>Time - ~ 12 min</td>
</tr>
</tbody>
</table>
### B.9.4 Singulation

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Post-etch inspection</td>
<td>Fully etched Al with no residues in the open areas</td>
<td>Olympus microscope</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3090</td>
<td>Inspect</td>
<td>Remove resist</td>
<td>Resist removed from front and back of wafer with no particle or streak residues</td>
<td>wet bench petri dish teflon tweezers</td>
<td>acetone IPA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **Mount**
  - Mount wafer in dicing frame
    - Wafer mounted on dicing frame using dicing tape, with no bubbles between the dicing tape and the wafer
    - laminator Al dicing frame
    - dicing tape
    - Temp - 50 ºC
    - The backside of the wafer is placed facing upwards on the dicing tape laminator. In that case, the frontside of the wafer is exposed to the dicing blade. The choice was made on the basis of metal delamination seen at the edge of the dicing streets on one wafer on the side contacting the dicing tape. It is more important to protect the frontside pattern.

- **Dice**
  - Dice the wafer into individual chips
    - 38 chips
    - Kulicke and Soffa dicing saw
    - Chuck-up Height - 0.075 mm
    - Dicing saw conditions. See Appendix C for detailed conditions.
    - Alignment and cut guides at the edges of the array of chips.
### B.9.5 Test Preparation

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>4020</td>
<td>Demount</td>
<td>Remove die from the dicing tape</td>
<td>Single die</td>
<td>delrin tipped tweezers</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4030</td>
<td>Clean</td>
<td>Post dicing clean</td>
<td>Clean die with no dicing tape or Si residues</td>
<td>ultrasonic bath glass beaker petri dish</td>
<td>acetone IPA</td>
<td>Time - 6 min</td>
<td>Ultrasonic single chips in acetone to remove debris and tape residue.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>5000</td>
<td>Mount</td>
<td>Mount single die on carrier</td>
<td>Single die mounted on carrier wafer with backside of die facing up</td>
<td></td>
<td></td>
<td></td>
<td>Laminate the permanent adhesive side of the heat release tape onto the carrier wafer in the center of the wafer. Drop the die onto the heat release side of the tape and press down the edges to achieve a good thermal contact and adhesive bond.</td>
</tr>
<tr>
<td>5010</td>
<td>Etch</td>
<td>Backside Si etch</td>
<td>80 µm to 20 µm thick Si plate under the test structure areas</td>
<td>STS-ASE</td>
<td>SF₆, O₂, C₄F₈</td>
<td>anisotropic - as required for desired Si thickness polymer rem. - 1 min isotropic - 5 min See Appendix C for detailed Si etch recipe conditions.</td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>5020</td>
<td>Measure</td>
<td>Etch depth measurement</td>
<td>Known backside etch depth</td>
<td>Olympus BHMJL microscope</td>
<td></td>
<td></td>
<td>Use the graduations on the focus knob to identify the height difference between the wafer backside surface and the Si surface in the etch pit. Ensure all the sacrificial pattern walls have been etched away.</td>
</tr>
<tr>
<td>5030</td>
<td>Demount</td>
<td>Demount die from carrier</td>
<td>Single intact die</td>
<td>hot plate</td>
<td>Temp - 150 °C Time - &lt; 1 min</td>
<td>Heat until the heat release tape transitions to a uniform white color. Check the adhesion of the die before trying to pick it up. If there is residual adhesion, use a scalpel blade to gently pry up one corner.</td>
<td></td>
</tr>
<tr>
<td>5040</td>
<td>Etch</td>
<td>Frontside TiW/ SiO&lt;sub&gt;2&lt;/sub&gt; etch</td>
<td>Exposed frontside Si surface</td>
<td>Plasmatherm 790</td>
<td>CHF&lt;sub&gt;3&lt;/sub&gt; CF&lt;sub&gt;4&lt;/sub&gt; O&lt;sub&gt;2&lt;/sub&gt;</td>
<td>See Appendix C for detailed oxide etch recipe conditions.</td>
<td></td>
</tr>
<tr>
<td>5050</td>
<td>Inspect</td>
<td>Post-etch inspection</td>
<td>Fully etched SiO&lt;sub&gt;2&lt;/sub&gt; with Si exposed in open areas</td>
<td>Olympus BHMJL microscope</td>
<td></td>
<td>If pattern is globally underetched, re-etch in 10 minute increments until all Si is exposed.</td>
<td></td>
</tr>
<tr>
<td>5060</td>
<td>Measure</td>
<td>Measure etch mask stack</td>
<td>Known Al and TiW thickness</td>
<td>Veeco profilometer</td>
<td></td>
<td>The thermal oxide thickness is 1.5 µm. The Al and TiW stack thickness is ~0.8 µm.</td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------------------</td>
<td>--------------</td>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
<td>----------</td>
</tr>
<tr>
<td>5070</td>
<td>Measure</td>
<td>Measure suspension beam width</td>
<td>Known suspension beam width</td>
<td>Olympus MX80 microscope</td>
<td></td>
<td></td>
<td>Capture image using MagnaFire-SP and process image using Image Pro-Plus.</td>
</tr>
<tr>
<td>5080</td>
<td>Etch</td>
<td>Frontside release etch</td>
<td>Released MEMS heating test structures</td>
<td>STS-ASE</td>
<td>SF$_6$, O$_2$, C$_4$F$_8$</td>
<td>anisotropic - as required to breakthrough the Si plate polymer rem. - 1 min isotropic - as required See Appendix C for detailed Si etch recipe conditions.</td>
<td>Etch the silicon substrate to a depth of 30 µm to 100 µm and then laterally etch for 10um to release the suspended disc structures.</td>
</tr>
</tbody>
</table>
Appendix C - Process Recipes

C.1 Perkin-Elmer 8L Al Deposition Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base Pressure</td>
<td>$&lt; 5 \times 10^{-7}$</td>
<td>Torr</td>
</tr>
<tr>
<td>Ar Flow</td>
<td>~ 17</td>
<td>sccm</td>
</tr>
<tr>
<td>DC Power</td>
<td>150</td>
<td>W</td>
</tr>
<tr>
<td>Pressure</td>
<td>5</td>
<td>mTorr</td>
</tr>
<tr>
<td>Coolant Temperature</td>
<td>9</td>
<td>°C</td>
</tr>
<tr>
<td>Electrode Separation</td>
<td>56</td>
<td>mm</td>
</tr>
<tr>
<td>Time</td>
<td>As Required</td>
<td>min</td>
</tr>
</tbody>
</table>
## C.2 STS DRIE Silicon Etch Conditions

<table>
<thead>
<tr>
<th>Step Name</th>
<th>Standard Anisotropic</th>
<th>Polymer Removal</th>
<th>Standard Isotropic</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Step Type</strong></td>
<td>Passivate</td>
<td>Etch</td>
<td>Etch</td>
</tr>
<tr>
<td><strong>Parameter</strong></td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
</tr>
<tr>
<td>ASE Switching</td>
<td>Selected</td>
<td>Not Sel’d</td>
<td>Not Sel’d</td>
</tr>
<tr>
<td>Cycles</td>
<td>as required</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>Process Time</td>
<td>as required</td>
<td>00:02:00</td>
<td>00:06:00</td>
</tr>
<tr>
<td>Cycle Time</td>
<td>8</td>
<td>12</td>
<td>N/A</td>
</tr>
<tr>
<td>APC Mode</td>
<td>Manual</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>APC Setting</td>
<td>58</td>
<td>58</td>
<td>N/A</td>
</tr>
<tr>
<td>Pressure</td>
<td>N/A</td>
<td>N/A</td>
<td>50</td>
</tr>
<tr>
<td>C₄F₈</td>
<td>85</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>SF₆</td>
<td>0</td>
<td>130</td>
<td>130</td>
</tr>
<tr>
<td>O₂</td>
<td>0</td>
<td>13</td>
<td>80</td>
</tr>
<tr>
<td>RF Coil</td>
<td>600</td>
<td>600</td>
<td>600</td>
</tr>
<tr>
<td>RF Platen</td>
<td>0</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>Matching</td>
<td>Auto</td>
<td>Auto</td>
<td>Auto</td>
</tr>
<tr>
<td>DC Bias, Vᵦ</td>
<td>N/A</td>
<td>120</td>
<td>135</td>
</tr>
<tr>
<td>RF Frequency</td>
<td>13.56</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Platen Temperature</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lid Temperature</td>
<td>45</td>
<td></td>
<td></td>
</tr>
<tr>
<td>He Cooling</td>
<td>6</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### C.3 Plasmatherm Oxide Etch Conditions

<table>
<thead>
<tr>
<th>Step Name</th>
<th>Pre-O₂ Clean</th>
<th>Oxide Etch</th>
<th>Post-O₂ clean</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Value</td>
<td>Value</td>
<td>Value</td>
</tr>
<tr>
<td>Pump</td>
<td>Turbo</td>
<td>Turbo</td>
<td>Turbo</td>
</tr>
<tr>
<td>Terminate by</td>
<td>Var Time</td>
<td>Var Time</td>
<td>Var Time</td>
</tr>
<tr>
<td>Default Time</td>
<td>20</td>
<td>300</td>
<td>10</td>
</tr>
<tr>
<td>Pressure</td>
<td>50</td>
<td>100</td>
<td>200</td>
</tr>
<tr>
<td>CHF₃</td>
<td>0</td>
<td>22.5</td>
<td>0</td>
</tr>
<tr>
<td>O₂</td>
<td>50</td>
<td>16</td>
<td>80</td>
</tr>
<tr>
<td>Power</td>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
</tbody>
</table>

### C.4 Kulicke and Soffa Dicing Saw Conditions

<table>
<thead>
<tr>
<th>Step Name</th>
<th>General</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Value</td>
</tr>
<tr>
<td>Units</td>
<td>mm</td>
</tr>
<tr>
<td>Cutting Type</td>
<td>Dice</td>
</tr>
<tr>
<td>Ref Point</td>
<td>Yes</td>
</tr>
<tr>
<td>Alignment</td>
<td>Manual</td>
</tr>
<tr>
<td>Process Flow</td>
<td>Dual</td>
</tr>
<tr>
<td>Substrate Shape</td>
<td>Circ</td>
</tr>
<tr>
<td>X,Y Offsets</td>
<td>0</td>
</tr>
<tr>
<td>Quality Diameter</td>
<td>95</td>
</tr>
<tr>
<td>Thickness</td>
<td>0.65 mm</td>
</tr>
<tr>
<td>Auto Height Rate</td>
<td>25</td>
</tr>
<tr>
<td>Spindle Speed</td>
<td>25 krpm</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Step Name</th>
<th>Block 1</th>
<th>Block 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Value</td>
<td>Value</td>
</tr>
<tr>
<td>Chuck-up Height</td>
<td>as required</td>
<td>as required</td>
</tr>
<tr>
<td>Angle</td>
<td>0</td>
<td>90</td>
</tr>
<tr>
<td>Cut Length</td>
<td>120</td>
<td>120</td>
</tr>
<tr>
<td>Index</td>
<td>var</td>
<td>var</td>
</tr>
<tr>
<td>Cut Count</td>
<td>var</td>
<td>var</td>
</tr>
<tr>
<td>Overcut</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>Z Speed</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>X Entry Speed</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>X Cutting Speed</td>
<td>6</td>
<td>6</td>
</tr>
</tbody>
</table>
C.5 West Bond 4500E Wirebonder Conditions

### Bond Recipe

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Bond 1</th>
<th>Bond 2</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>U/S Power</td>
<td>250</td>
<td>200</td>
<td></td>
</tr>
<tr>
<td>U/S Time</td>
<td>350</td>
<td>250</td>
<td>ms</td>
</tr>
<tr>
<td>Force</td>
<td>HIGH</td>
<td>HIGH</td>
<td></td>
</tr>
<tr>
<td>Depth</td>
<td>2</td>
<td>3</td>
<td>z steps</td>
</tr>
<tr>
<td>Inhibit Auto</td>
<td>ON</td>
<td>ON</td>
<td></td>
</tr>
<tr>
<td>Speed</td>
<td>5</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>Delay</td>
<td>25</td>
<td>25</td>
<td>ms</td>
</tr>
</tbody>
</table>

High force = 32 g

Critical bond = 1

### Machine Setup

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clamp Home</td>
<td>130</td>
<td>steps</td>
</tr>
<tr>
<td>Wire Pull</td>
<td>34</td>
<td>steps</td>
</tr>
<tr>
<td>Wire Tail</td>
<td>19</td>
<td>steps</td>
</tr>
<tr>
<td>Dual Force</td>
<td>ON</td>
<td></td>
</tr>
<tr>
<td>Restart Height Elevation</td>
<td>1400</td>
<td>steps</td>
</tr>
<tr>
<td>Lift Before Pull</td>
<td>OFF</td>
<td></td>
</tr>
<tr>
<td>U/S Power During Feed</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>U/S Power During Feed</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>U/S Diagnostic Test</td>
<td>ON</td>
<td></td>
</tr>
</tbody>
</table>

298
D.1 Surface F Concentration Simulation for Microloading Analysis

Comsol Multiphysics® (3.5a with Matlab®) is used to simulate the variation in F concentration in a region of space above a resist coated Si wafer with an exposed circle of Si of varying diameter at its center. The concentration is extracted along the surface of the wafer from the center to the edge. The model m-file was built in Matlab® R2008a.

```matlab
% COMSOL version
clear vrsn
vrsn.name = 'COMSOL 3.5';
vrsn.ext = 'a';
vrsn.major = 0;
vrsn.build = 603;
vrsn.rcs = '$Name:  $';
vrsn.date = '$Date: 2008/12/03 17:02:19 $';
fem.version = vrsn;

% Constants
fem.const = {'De','80.2', ...
'Ea','5.6e-21', ...
'D','0.5', ...
'cF','5.5e-5', ...
'kB','1.38e-23', ...
'Te','300'};

% Descriptions
clear descr
descr.const= {'D','diffusion coefficient','Ea','activation energy','De',...'
 etching flux constant','Te','etching temperature','kB',...'
Boltzmann constant','cF','bulk concentration'};
fem.descr = descr;
```
% Parameters defining structure
R = 60e-3; % radius of the Si wafer plus an extended region
ts = 50e-3; % thickness of the stagnation zone above the wafer surface
% radius of central circle of exposed Si
r = [1e-6, 50e-6, 0.1e-3, 1e-3, 5e-3, 10e-3, 20e-3];

[mr,nr] = size(r);
rho = [0,linspace(1e-6,9e-6,18),linspace(1e-5,9e-5,18),linspace(1e-4,9e-4,18)...
  linspace(1e-3,9e-3,36),linspace(1e-2,6e-2,48)];
[mrho,nrho]=size(rho);
z = zeros(1,nrho);
p = [rho;z];

cout = zeros(nrho,nr);

for ir = 1:nr

  % Geometry
  g1=rect2(R,ts,'base','corner','pos',{'0','0'},'rot','0');
g2=curve2([0,r(ir)], [0,0]);

  % Analyzed geometry
  clear c s
  c.objs={g2};
c.name={'B1'};
c.tags={'g2'};
  s.objs={g1};
s.name={'R1'};
s.tags={g1};

  fem.draw=struc('c',c,'s',s);
fem.geom=geomcsg(fem);

  % Initialize mesh
  fem.mesh=meshinit(fem,'hauto',2);

  % Application mode 1
  clear appl
  appl.mode.class = 'FlConvDiff';
  appl.mode.type = 'axi';
  appl.dim = {'c2'};
  appl.name = 'cd2';
  appl.assignedsuffix = '_cd2';
  clear prop
  prop.analysis='static';
  clear weakconstr
  weakconstr.value = 'off';
  weakconstr.dim = {'lm2'};
  prop.weakconstr = weakconstr;
  appl.prop = prop;
  clear bnd
bnd.c0 = {0, 0, 0, 'cF'};
bnd.name = {'no_etching', 'axi_sym', 'etching', 'source'};
bnd.N = {0, 0, '-De^c2*Te^0.5*exp(-EA/kB/Te)', 0};
bnd.type = {'N0', 'ax', 'N', 'C'};
bnd.ind = [2, 3, 4, 1, 1];
appl.bnd = bnd;

clear equ
equ.D = 'D';
equ.ind = [1];
appl.equ = equ;
fem.app1 = appl;
fem.sdim = {'r', 'z'};
fem.frame = {'ref'};
fem.border = 1;
fem.outform = 'general';
clear units;
units.basesystem = 'SI';
fem.units = units;

% ODE Settings
clear ode
clear units;
units.basesystem = 'SI';
ode.units = units;
fem.ode = ode;

% Multiphysics
fem = multiphysics(fem);

% Extend mesh
fem.xmesh = meshextend(fem);

% Solve problem
fem.sol = femstatic(fem, ...
    'solcomp', '{c2}', ...
    'outcomp', '{c2}', ...
    'blocksize', 'auto');

cstep = postinterp(fem, '{c2}', p);
cout(:, ir) = cstep';
end

% Save current fem structure for restart purposes
fem0 = fem;
D.2 Etch Heating ROI Temperature Extraction

The following code, written in PERL (v5.6.1), is used to extract and compile thermometric data from text files produced by the ExaminIR Max software provided by FLIR. The software enables the user to define multiple ROI’s in the IR camera field of view for which predefined statistical routines (average, maximum, minimum, median, etc.) are executed on the pixel level thermometric data for multiple preset temperature ranges. The code is written for a specific file name convention that comprises a numeric chip identifier, process recipe and the geometry of the test structure being monitored (ex. 1_2_hotiso2_5_25_0.txt refers to chip 1, version 2, isotropic process version 2, suspension width 5 µm, suspension length 25 µm and temperature preset range 0, which is 20 C to 90 C).

```perl
#!/usr/bin/perl

# Modules
use strict;

# scalar
my ($i, $j, $jrec, $jw, $jl, $jr, $jp, $jref, $o, $chip_ct, $frame, $line, $rev, $outref, $s, $file, $w, $l,
  $result, $Tavg, $Tavgsum, $Trefavgsum, $Trefavg, $Tref);

# arrays
my (@e, @recipe, @width, @length, @radius, @preset, @ref, @data, @output, @fdump, @procout);

# initialize variables
print "Enter chip count\n"; # the user is requested to enter the number of test die
$chip_ct = <STDIN>;
chomp($chip_ct);
print "Enter chip revision\n"; # the user is requested to enter the revision of the test die
$rev = <STDIN>;
chomp($rev);

@recipe = ("hotiso1", "hotiso2", "hotiso3", "aniso", "stdaniso", "polymer_removal"); # process list
@width = (5, 10, 20); # test structure suspension width list
@length = (25, 250, 500); # test structure suspension length list
@radius = (50, 250, 500, 750); # test structure suspended disc radius list
@preset = (0, 1, 2); # IR camera temperature presets list

# Create a chip-level file chip_num+rev+recipe that contains all the extracted ROI data for each frame,
# for every test structure, preset and structure or reference ROI. The reason for the complexity of the
# code that performs a very simple task is that the camera acquisition board drops frames randomly
# and is not consistent across the presets. So each file must be opened and its data aligned with the
# the first file opened, which is taken as the frame baseline.
```
D.2 Etch Heating ROI Temperature Extraction

for ($j = 1; $j <= $chip_ct; $j++) {
OUTPUT: foreach $jrec (@recipe) {
@output = [];
@procout = [];
$file=1;
$w=0;
$l=0;
@e=[];
$Tavg=undef;
$Trefavg=undef;
foreach $jw (@width) {
foreach $jl (@length) {
foreach $jp (@preset) {
if (-e "./$j-$rev\_$jrec/$j-$rev\_$jrec\_$jw\_$jl\_$jp.txt") {
open (INPUT, "./$j-$rev\_$jrec/$j-$rev\_$jrec\_$jw\_$jl\_$jp.txt");
$frame=0;
$s=0;
@fdump=[];
LINE: while (<INPUT>) {
chomp;
@data = split /\t/;
if ($file==1) {
$output[$frame][0] = "$data[0]\t";
unless ($frame < 2) {
if ($data[0] == $output[$frame-1][0]) {
$output[$frame][0] = undef;
next LINE;
}
}
} else {
$fdump[$frame][0] = $data[0];
unless ($frame < 2) {
if ($data[0] == $fdump[$frame-1][0]) {
next LINE;
}
}
}
STRUCTURE: for ($s = 0; $s <= 3; $s++) {
$i=2*(1+$s);
#$o=1+6*$s+2*$jp+24*$l+72*$w;
$o=1+6*$s+2*$jp+24*$l;
$output[$frame][$o] = $data[$i];
$output[$frame][$o+1] = $data[$i+1];
}
$frame++;
}
close (INPUT);
$file++;

303


D.2 Etch Heating ROI Temperature Extraction

```perl
splice (@output, -10);
$frame=0;

# The final output file is compiled. The absolute temperature of the suspended disc and the
# temperature of the suspended disc with respect to the anchor is needed.

while (defined($output[$frame])) {
    $procout[$frame][0] = $output[$frame][0];
    if ($frame == 0) {
        for ($s = 0; $s <= 35; $s++) {
            $i=1+6*$s;
            $o=1+2*$s;
            $procout[$frame][$o] = "T, $output[$frame][$i]\t";
            $procout[$frame][$o+1] = "deltaT, $output[$frame][$i]\t";
        }
        $procout[$frame][73]= "Trefavg\t";
    } elsif ($frame == 1) {
        $Tavgsum=0;
        $Trefavgsum=0;
        for ($s = 0; $s <= 35; $s++) {
            $Tavgsum=$Tavgsum+$output[$frame][1+6*$s];
            $Trefavgsum=$Trefavgsum+$output[$frame][2+6*$s];
        }
        $Tavg=$Tavgsum/36;
        print "Tavg= $Tavg\n";
        $Trefavg=$Trefavgsum/36;
        $procout[$frame][73]="Trefavg\t";
        for ($s = 0; $s <= 35; $s++) {
            $i=1+6*$s;
            $o=1+2*$s;
            $e[$s]=$output[$frame][$i]-$Tavg;
            $result = $output[$frame][$i]-$e[$s];
            $procout[$frame][$o] = "$result\t";
            $result = $result-$Trefavg;
            $procout[$frame][$o+1] = "$result\t";
        }
    } else {
        $Trefavgsum=0;
        for ($s = 0; $s <= 35; $s++) {
            $Trefavgsum=$Trefavgsum+$output[$frame][2+6*$s];
        }
    }
}
```

304
D.3 F Concentration Simulation for Suspended Disc

Comsol Multiphysics® (3.5a with Matlab®) is used to simulate the F concentration around the suspended disc for the etch heating study. The model m-file was built in Matlab® R2008a and iterates over the suspended disc geometry and across the temperature range observed in the experiment. The output of the simulation is the concentration along the sidewall and underside of the suspended disc structure. The extracted F concentration at the bottom of the sidewall, called the “corner concentra-
tion” is used as the input to the Mathematica® 6 notebook in Appendix D.3 for the generation of an analytic fitting function.

```matlab
% COMSOL version
clear vrsn
vrsn.name = 'COMSOL 3.5';
vrsn.ext = 'a';
vrsn.major = 0;
vrsn.build = 603;
vrsn.rcs = '$Name: $';
vrsn.date = '$Date: 2008/12/03 17:02:19 $';
fem.version = vrsn;

% Constants
fem.const = {'EA','1.1e-20', ...
'kB','1.38e-23', ...
'CF','1.1e-4', ...
'De','160.4', ...
'D','0.3'};

% Parameters defining structure
tw = 220e-6;
t = [25e-6, 40e-6, 80e-6, 120e-6, 160e-6];
r = [25e-6, 75e-6, 100e-6, 250e-6, 500e-6, 750e-6];
l = [25e-6, 50e-6, 75e-6, 100e-6, 175e-6, 250e-6, 500e-6];
Temp = [300:25:450];
Plot_Temp = Temp';
Corner_conc = [];
data_row = [];

% Descriptions
clear descr
descr.const= {'D','Diffusion coefficient','EA','Activation energy','CF','F concentration','De','Etching flux factor','kB','Boltzmann constant'};
fem.descr = descr;

for ir = 1:6
    for il = 1:7
        for it = 1:5
            data_row = [r(ir), l(il), t(it)];
            % Geometry
            g1=rect2(r(ir)+l(il),tw,'base','corner','pos',{'0','0'},'rot','0');
            g2=rect2(r(ir),t(it),'base','corner','pos',{'0',tw-t(it)},'rot','0');
            g3=geomcomp({g1,g2},'ns',{'R1','R2'},'sf','R1-R2','edge','none');
            % Analyzed geometry
            clear s
            s.objs=g3;
            s.name=('CO1');
```

306
D.3 F Concentration Simulation for Suspended Disc

```matlab
s.tags={'g3'};

fem.draw=struct('s',s);
fem.geom=geomcsg(fem);

% Initialize mesh
fem.mesh=meshinit(fem,'hauto',5);

% Application mode 1
clear appl
appl.mode.class = 'FlConvDiff';
appl.mode.type = 'axi';
appl.dim = {'c2'};
appl.sdim = {'x','z','y'};
appl.name = 'cd2';
appl.sshape = 2;
appl.assignsuffix = '_cd2';
clear prop
prop.analysis='static';
clear weakconstr
weakconstr.value = 'off';
weakconstr.dim = {'lM2'};
prop.weakconstr = weakconstr;
appl.prop = prop;
clear bnd
bnd.c0 = {0,0,0,'CF'};
bnd.name = {'insulation','axi_sym','etching','source'};
bnd.N = {0,0,-De*c2*Te^0.5*exp(-EA/kB/Te),0};
bnd.type = {'N0','ax','N','C'};
bnd.ind = [2,1,3,3,4,3];
appl.bnd = bnd;
clear equ
equ.D = 'D';
equ.ind = [1];
appl.equ = equ;
fem.app(1) = appl;
fem.frame = {'ref'};
fem.border = 1;
fem.outform = 'general';
clear units;
units.basesystem = 'SI';
fem.units = units;

% ODE Settings
clear ode
clear units;
units.basesystem = 'SI';
ode.units = units;
fem.ode=ode;

% Multiphysics
fem=multiphysics(fem);
```
% Extend mesh
fem.xmesh=meshextend(fem);

% Solve problem
fem.sol=femstatic(fem, ...
    'solcomp','c2', ...
    'outcomp','c2', ...
    'blocksize','auto', ...
    'pname','Te', ...
    'plist',Temp, ...
    'oldcomp',{});

% Save current fem structure for restart purposes
fem0=fem;

% Integrate
for iT = 1:7
    data_row(4) = Temp(iT);
    data_row(5) = postint(fem,'c2', ...
        'unit','mol/m^3', ...
        'recover','off', ...
        'dl',3, ...
        'edim',0, ...
        'solnum',iT);
    Corner_conc = [Corner_conc; data_row];
end
end
end
D.4 Suspended Disc Corner F Concentration Fitting

The m-file in Appendix D.2 is used to simulate the F concentration at the bottom of the sidewall of the disc so an analytic function can be fit to the data. The Mathematica®6 FindFit function is used as the LSR fitting tool. The fitted model’s goodness-of-fit is determined by the $R^2$ correlation coefficient and its validity is assessed using a quantile-quantile plot. Text lines, executable lines and output lines in Mathematica®6 are identified through formatting that is not used here. Text lines are delineated by the “*” symbol, input line blocks by a line of “~” symbols and output lines by the “#” symbol. To reconstitute the code in Mathematica®6, paste the each line and block of lines individually and change “Format” to the appropriate “Style”.

* Program for extracting the fitting parameters for the function relating corner F concentration in a suspended disc test structure to the geometric parameters and temperature.

* Data Import

```plaintext
SetDirectory["C:\Documents and Settings\gilgunn\Desktop\PhD\Publications\JMM\Etch Heating Paper\Diffusion Model\"];
data = Import["corner_conc_raw_data_for_fit.txt", "Table"];
Needs["StatisticalPlots"];
```

* Model Fitting

* The suspended disc structure has a thickness t and radius r. It is suspended by four fixed-fixed beams of length l, which define an annulus of the same width. As the structure heats to a temperature T, the etch rate increases and the rate of F consumption increases, hence the concentration of F decreases. The F must diffuse through the gap, along the exposed Silicon to reach the underside of the disc. The F concentration at this corner is needed to compute the F concentration under the disc.

* This model contains four terms: 1. a linear term in thickness t, 2. a linear term in temperature T, 3. a Dushman conductance term relating to the aspect ratio of the structure and 4. a microloading term relating to the ratio of the exposed Si area to the total plan area of the structure.

* Extracting the fitting parameters for the model

```plaintext
CFb = 1.1 x 10^-4; (*bulk F concentration*)
model = CFb*(1 - a1*t*T)/(1 + a2* t/l)/(1 + a3*(r/(l + r))^2);
fit = FindFit[data, model, {{a1, 10}, {a2, 10}, {a3, 10}}, {r, l, t, T}];
```

* The output of the FindFit function is not an exact value, but an approximation so the numeric portion of the result must be separated from the symbols that identify it as an approximation.
D.4 Suspended Disc Corner F Concentration Fitting

\[
a1m = a1 /. \{fit[1]\};
\]

\[
a2m = a2 /. \{fit[2]\};
\]

\[
a3m = a3 /. \{fit[3]\};
\]

* A predicted value of F corner concentration is generated for each set of independent variables and
* compared to the simulated data from which it is derived. The residuals of the model are calculated
* and analyzed using a quantile-quantile plot and correlation coefficient R^2 to determine the validity of
* the model.

\[
f[r\_, l\_, t\_, T\_] := CFb * (1 - a1m * t * T) / (1 + a2m * t / l) / (1 + a3m * (r / (l + r))^2);
\]

radius = data[[All, 1]];
length = data[[All, 2]];
thickness = data[[All, 3]];
temp = data[[All, 4]];
ybar = Mean[data[[All, 5]]];

fitteddata = f[radius, length, thickness, temp];
residual = data[[All, 5]] - fitteddata;
{n} = Dimensions[residual];
resbar = Mean[residual];
resstd = StandardDeviation[residual];
norm = RandomReal[NormalDistribution[0, resstd], n];
QuantilePlot[residual, norm]
sse = 0; (*sum of squared error*)
sst = 0; (*sum of squared total error*)
For [i = 1, i < n + 1, i++,
    sse = sse + residual[[i]]^2;
    sst = sst + (data[[i, 5]] - ybar)^2
]
R^n^2 = 1 - sse/sst (*R^2 correlation coefficient*)

# 0.89539
D.5 Eigenvalues of F Concentration Solution Under Suspended Disc

The relative magnitudes of the eigenvalues of the F concentration under the suspended disc were evaluated to assess the contribution of each in the final solution and determine if a dominant eigenvalue existed that would enable a simplified approximation to the exact solution.

Manual changes are required from the user to make this script work correctly. The list “btry” contains a list of approximate eigenvalues used to initiate the FindRoot function. The user must change the numeric index of btry where shown to select the approximate location to search for the eigenvalue. The output file “beta_output.txt” that is generated by the script must be manipulated from an 18 x 1 table to a 6 x 3 table with all non-numeric characters stripped out and then saved to a file called “beta_input.txt”.

clear all;
*needed as user may evaluate this notebook multiple times per session

* Define the parameters and equations
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
ρ=2330; (*Silicon density in kgm^-3*)
µSi=28 x 10^-3; (*Silicon molar mass in kgmol^-1*)
A=30.11 x 10^-6; (*Arrhenius pre-exponential factor in m^4K^-1/2mol^-1s^-1*)
EA=7 x 10^-21; (*Activation energy in Jparticle^-1*)
DF=1.5; (*diffusivity of F in a mixture of F and SiF4 in m^2s^-1*)
kB=1.38 x 10^-23; (*Boltzmann constant in JK^-1*)
tw=220 x 10^-6; (*Si wafer thickness in m*)
tSi={25 x 10^-6, 40 x 10^-6, 80 x 10^-6}; (*Si thickness under suspended disc*)
T={300,325,350,400,425}; (*Temperature values in K*)
btry= {425,1000,2000,4000,8000,12000,20000,40000,60000,80000,100000,120000}; (*Approximate root locations for the transcendental equation*)
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

* Functions for the generalized transport parameter h and the transcendental equation for Subscript[β, m].
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
H[T_]:=4*(ρ A)/(µSi *DF)*T^0.5*Exp[-EA/(kB*T)];
h=H[T];
f[βm_]:=βm *Tan[βm *(tw-tSi[[j]])]-h[[i]];
K[β_]=(Sin[2*β]*(tw-tSi[[j]]))((β^2+h[[i]])^2)/(β*((tw-tSi[[j]])((β^2+h[[i]])^2)+h[[i]]));
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

* Loop over h and tSi to get a matrix of roots of f[β_] that are
* printed to a file and read back in to calculate a matrix of values for K.
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
SetDirectory["C:\Documents and Settings\gilgunn\Desktop\PhD\"]
D.5 Eigenvalues of F Concentration Solution Under Suspended Disc

```
Publications\JMM\Etch Heating Paper"; 
roots = {}; 
{mh} = Dimensions[h]; 
{nt} = Dimensions[tSi]; 
For[j = 1, j < nt + 1, j++, 
   For[i = 1, i < mh + 1, i++, 
      AppendTo[roots, FindRoot[f[β], {β, btry[[1]]}]]; (* the user must change the numeric index of btry to select the approximate location to search for an eigenvalue*)
   ]
]
roots 
Export["beta_output.txt", roots, "Table"];
```

```
```

```
betain = Import["beta_input.txt", "Table"] (* the output of this command line is displayed to allow the user to verify the dimensions of the input file were correct*) 
{mi, ni} = Dimensions[betain]; 
Kays = {}; 
For[j = 1, j < ni + 1, j++, 
   For[i = 1, i < mi + 1, i++, 
      AppendTo[Kays, K[betain[[i,j]]]]
   ]
]
Export["K_output.txt", Kays, "Table"];
Kays
```

```
```

```
# kays = {0.998614, 0.998358, 0.998095, 0.997828, 0.99756, 0.99729, 0.998721, 0.998484, 0.998241, 0.997995, 0.997747, 0.997498, 0.999005, 0.998821, 0.998632, 0.99844, 0.998247, 0.998054}
```
D.6 Suspended Disc Temperature Modeling

The Mathematica®6 FindRoot function is used to predict the suspended disc temperature for each combination of geometric parameters and process condition for a range of values of \( \alpha \). The \( R^2 \) correlation coefficient is calculated for each value of \( \alpha \) using the entire experimental dataset and the value of \( \alpha \) that produces the best fit based on \( R^2 \) is determined. A quantile-quantile plot is generated to assess the validity of the model using the optimal value of \( \alpha \).

The etch model incorporates an eigenfunction solution for the F concentration under the suspended disc. The eigenvalues are dependent on the generalized mass transport parameter \( \mathbf{he} \) representing the F consumption that occurs during etching, which is dependent on the temperature. FindFit is used iteratively to predict the suspended disc temperature in this case. A convergence tolerance is used to control the accuracy of the model prediction.

Text lines, executable lines and output lines in Mathematica®6 are identified through formatting that is not used here. Text lines are delineated by the “*” symbol, input line blocks by a line of “~” symbols and output lines by the “#” symbol. Text strings embedded in input lines are bounded by “(*text*)”. To reconstitute the code in Mathematica®6, paste each line and block of lines individually and change “Format” to the appropriate “Style”.

* Data Input

```mathematica
SetDirectory["C:\Documents and Settings\gilgunn\Desktop\PhD\Publications\JMM\Etch Heating Paper\"];
data = Import["raw_temp_data_for_analysis.txt","Table"]; {md, nd} = Dimensions[data]; w = 1 x 10^-6*data[[All, 2]]; (*suspension width in m*) l = 1 x 10^-6*data[[All, 3]]; (*suspension length in m*) r = 1 x 10^-6*data[[All, 4]]; (*suspended disc radius in m*) t = 1 x 10^-6*data[[All, 5]]; (*suspended disc thickness in m*) tg = 220 x 10^-6-t; (*thickness of the gap under the suspended disc in m*) Vb = data[[All, 6]]; (*etch bias voltage in V*) Ta = 273+data[[All, 7]]; (*anchor temperature in K*) Tm = 273+data[[All, 8]]; (*measured temperature of the suspended disc in K*) (*Tmi = 300;*) Tmbar = Mean[Tm]; Tmstdev = StandardDeviation[Tm]; zeros = ConstantArray[0, md];
```
D.6 Suspended Disc Temperature Modeling

Needs["StatisticalPlots"]

* Constants and Variables
* Physical Constants

\[ e = 1.602 \times 10^{-19}; \ (* \text{electronic charge in } \text{C}) \]
\[ \sigma = 5.67 \times 10^{-8}; \ (* \text{Stefan-Boltzmann constant in } \text{Wm}^{-2}\text{K}^{-4}) \]
\[ k_B = 1.38 \times 10^{-23}; \ (* \text{Boltzmann constant in } \text{WK}^{-1}) \]
\[ \rho_{\text{Si}} = 2330; \ (* \text{silicon density in } \text{kgm}^{-3}) \]
\[ \mu_{\text{Si}} = 2.809 \times 10^{-2}; \ (* \text{silicon molar mass in } \text{kgmol}^{-1}) \]

* Structure Parameters

\[ N_b = 4; \ (* \text{number of suspension beams}) \]
\[ t_b = 2.36 \times 10^{-6}; \ (* \text{suspension thickness in m}) \]
\[ \kappa = 78; \ (* \text{effective beam thermal conductivity in } \text{Wm}^{-1}\text{K}^{-1}) \]

* Plasma Parameters

\[ E_A = 11 \times 10^{-21}; \ (* \text{activation energy for Si-F reaction in J}) \]
\[ A_A = 480 \times 10^{-6}; \ (* \text{Arrhenius' pre-exponential factor in } \text{m}^4\text{K}^{-0.5}\text{s}^{-1}) \]
\[ c_{FB} = 110 \times 10^{-6}; \ (* \text{bulk neutral F density in molm}^{-3}) \]
\[ \Delta H = 1.45 \times 10^6; \ (* \text{product weighted SiF}_x \text{ reaction heat in Jmol}^{-1}, \text{where } x = 3,4) \]
\[ \Gamma = 35 \times 10^{-6}; \ (* \text{ion flux in molm}^{-2}\text{s}^{-1}) \]
\[ T_e = 1.6; \ (* \text{electron temperature in eV}) \]
\[ D_F = 0.3; \ (* \text{F diffusion coefficient in SF}_6 \text{ in m}^2\text{s}^{-1}) \]
\[ K_1 = \pi A_A \rho_{\text{Si}} \mu_{\text{Si}} \Delta H; \]

* Thermal and Infrared Parameters

\[ \varepsilon = 0.95; \ (* \text{emissivity}) \]
\[ T_0 = 308; \ (* \text{surrounding temperature in K}) \]

* Modelling Parameters

\[ T_{\text{tol}} = 0.5; \ (* \text{convergence tolerance for temperature calculation}) \]

* Fitting parameters for a model of the F concentration along the sidewall
* of the suspended disc structure. These parameters were obtained using the
* notebook "corner_conc_fitting.nb".

\[ a_1 = 1.8971058278006814; \]
\[ a_2 = 0.24504917894159833; \]
\[ a_3 = 0.19391469936483213; \]
D.6 Suspended Disc Temperature Modeling

* Solving the Power Balance Equation to Extract $\alpha$

* The generalized transport parameter from the diffusion equation solution
* for the F concentration under the suspended disc, based on the measured
* data.

$$hm=4*\rho_{Si}/\mu_{Si}*(AA*Tm^{0.5}*\exp[-(EA/(kB*Tm))])/DF;$$

* The transcendental equation that defines the eigenvalues of the diffusion
* equation solution for the F concentration under the suspended disc. The
* initial approximation to the eigenvalues (i.e. roots of $fm[\beta_m]$) is
* made on the basis of the measured data.

$$fm[\beta_m] := \beta_m*Tan[\beta_m*(tg[[ib]])] - hm[[ib]];$$

$$fc[\beta_] := \beta_Tan[\beta*(tg[[ib]])] - h\alpha[[ib]];$$

* Parameter $K_0=g[\beta, h]$ arises from the norm of the solution of the
* diffusion equation for the F concentration under the suspended disc.

$$g[\beta, h] := (\sin[2*\beta*(tg[[ib]])]((\beta^2+h^2))/((\beta^2+h^2)+h));$$

* The expanded power balance equation.

$$P[T_] := \pi*\varepsilon^*r[[ib]]^2*1*Vb[[ib]]+((\alpha[[ib]])*K1^*$$

$$cFb*T^0.5*\exp[-(EA/(kB*T))]*r[[ib]]/((1+a2*t[[ib]])/l[[ib]]))$$

$$(1+a3*(r[[ib]])/r[[ib]]+l[[ib]]))^{2})*(K0a[[ib]]^*$$

$$(1-a1*t[[ib]]*T)*r[[ib]](1-(beta\alpha[[ib]]*r[[ib]])^2/8+$$

$$(beta\alpha[[ib]]*r[[ib]])^4/48-(beta\alpha[[ib]]*r[[ib]])^6/$$

$$288)r[[ib]]^2+2*t[[ib]]*r[[ib]]^2*(1-a1*(l[[ib]]*T/2))/(2^*\varepsilon^*\alpha^*$$

$$r[[ib]]^4+t[[ib]]*T^4-T0^4)-(Nb*\kappa*w[[ib]]*tb)/$$

$$l[[ib]]*(T-Ta[[ib]]);$$

* The range of the reaction heat absorption coefficient is compressed to
* home in on the optimal value with increased resolution. This range can be
* adjusted.

$$\alpha = \text{Range}[0.2, 0.3, 0.01];$$

$${\alpha} = \text{Dimensions}[\alpha];$$

$$\text{betam} = \text{zeros};$$

$$\text{K0m} = \text{zeros};$$

* Initialization of the model parameters and the statistical parameters.

$$\text{For}[ib = 1, \text{ib} < \text{md}, \text{ib}++,$$

$$\text{rootbeta} = \text{FindRoot}[\text{fm[}\beta], \{\beta, 20000\}, \text{AccuracyGoal} \rightarrow 4];$$

$$\text{betam[[ib]]} = \beta_/.\{\text{rootbeta[[1]]}\};$$

$$\text{K0m[[ib]]} = g[\text{betam[[ib]]}, hm[[ib]]];$$

]
D.6 Suspended Disc Temperature Modeling

\[ T_\alpha = \text{ConstantArray}[0, \{\text{md, n}_\alpha\}] \]
\[ \text{residual} = \text{ConstantArray}[0, \{\text{md, n}_\alpha\}] \]
\[ \text{resbar} = \text{ConstantArray}[0, n_\alpha] \]
\[ \text{resstdev} = \text{ConstantArray}[0, n_\alpha] \]
\[ \text{sse} = \text{ConstantArray}[0, n_\alpha] \]
\[ \text{sst} = \text{ConstantArray}[0, n_\alpha] \]
\[ \text{Rsq} = \text{ConstantArray}[0, n_\alpha] \]

* The main loops in which the temperature for each structure is predicted for each value of \( \alpha \) and the * statistics calculated to determine the goodness of fit to the data. Outer loop for values of \( \alpha \). Inner * loop for predicted temperatures.

```
For[jb=1,jb<=n_\alpha,jb++,
  \( h_\alpha = hm \);
  beta_\alpha = betam;
  K0_\alpha = K0m;
  T_\alpha[[All,jb]]=Tm;
  For[ib=1,ib<=md,ib++,
    Titer=0;
    iter=1;
    While[Abs[Titer-T_\alpha[[ib,jb]]]>=Ttol,
      (*if the convergence to the root is too slow, take the average of the two values*)
      If[iter==30,
        T_\alpha[[ib,jb]]=(T_\alpha[[ib,jb]]+Titer)/2;
        Goto[endrow]
      ];
      Titer=T_\alpha[[ib,jb]];
      rootT=FindRoot[P[T],{T,300},AccuracyGoal->4];
      T_\alpha[[ib,jb]]=T/.rootT[[1]];
      h_\alpha[[ib]]=4*\rho_\text{Si}/\mu_\text{Si}*(AA*\alpha[[ib,jb]]^0.5*
        \text{Exp}[-(EA/(kB*T_\alpha[[ib,jb]]))]/DF;
      rootbeta=FindRoot[f_\alpha[\beta],{\beta,2000},
        AccuracyGoal->4];
      beta_\alpha[[ib]]=\beta/.rootbeta[[1]];
      K0_\alpha[[ib]]=g[\beta_\alpha[[ib]],h_\alpha[[ib]]];
      iter++;
    ];
    Goto[endrow];
  ];
  residual[[All,jb]]=T_\alpha[[All,jb]]-
  resbar[[jb]]=\text{Mean}[residual[[All,jb]]];
  resstdev[[jb]]=\text{StandardDeviation}[residual[[All,jb]]];
  For[i=1,i<=md,i++,
    sse[[jb]]=\text{sse[[jb]]+residual[[i,jb]]^2};
    sst[[jb]]=sst[[jb]]+(Tm[[i]]-Tmbar)^2;
  ];
  Rsq[[jb]]=1-sse[[jb]]/sst[[jb]];
]
```
$R_{sq} = \{0.76366, 0.801427, 0.832567, 0.857052, 0.874673, 0.885349, 0.889218, 0.793282, 0.467362, 0.441062, 0.408621\}$

ListPlot[{Rsq}] (*the vertical axis represents Rsq and is dimensionless*)

* Generate a set of normally distributed data with the same mean and standard deviation as the residuals. The identification of the optimal value for $\alpha$ is done manually and the following part of the code has to be modified to apply the correct element of the $\alpha$ list.

```math
\begin{align*}
\text{norm} &= \text{RandomReal[NormalDistribution[0, \text{resstdev}[[7]]], \text{md}];}
\text{output} &= \text{ConstantArray[0, \{\text{md}, 3\}];}
\text{output[[All, 1]]} &= T_{\alpha[[\text{All}, 7]]};
\text{output[[All, 2]]} &= \text{residual[[All, 7]]};
\text{output[[All, 3]]} &= \text{norm};
\text{Export["final_output.txt", output, "Table"]};
\end{align*}
```

* Reload the output data to make a quantile-quantile plot.

```math
\begin{align*}
\text{SetDirectory["C:\Documents and Settings\gil Gunn\Desktop\PhD\Publications\JMM\Etch Heating Paper"]};
\text{data} &= \text{Import["final_output.txt", "Table"]};
\text{QuantilePlot[data[[All, 2]], data[[All, 3]]]}
\end{align*}
```
D.7 Microloading Filter Function

A Comsol Multiphysics® model (3.5a with Matlab®) was devised to simulate the variation in F concentration at the center of a resist masked Si wafer based on the radius of a circular area of exposed etching Si at the center of the wafer. The axi-symmetric simulation in cylindrical coordinates is looped over the geometry of the structure for a given stagnation zone thicknesss above the wafer. The output is an array of F concentrations along the surface of the wafer for various central hole radii at linearly spaced points from the center of the wafer to the edge. The analysis of the simulated data is performed offline so no plotting or post-processing commands are built into the script. The user can modify the thickness of the stagnation zone and alter the boundary conditions to simulate different chamber type conditions.

```matlab
fclear fem

% COMSOL version
clear vrsn
vrsn.name = 'COMSOL 3.5';
vrsn.ext = 'a';
vrsn.major = 0;
vrsn.build = 603;
vrsn.rcs = '$Name: $';
vrsn.date = '$Date: 2008/12/03 17:02:19 $';
```
fem.version = vrsn;

% Constants
fem.const = {'De','80.2', ...
'EA','5.6e-21', ...
'D','0.5', ...
'cF','5.5e-5', ...
'kB','1.38e-23', ...
'Te','300'};

% Descriptions
clear descr
descr.const= {'D','diffusion coefficient','EA','activation energy','De',...
 'etching flux constant','Te','etching temperature','kB',...
 'Boltzmann constant','cF','bulk concentration'};
fem.descr = descr;

% Parameters defining structure
R = 60e-3; % radius of the Si wafer plus an extended region
ts = 50e-3; % thickness of the stagnation zone above the wafer surface
% radius of central circle of exposed Si
r = [1e-6, 50e-6, 0.1e-3, 1e-3, 5e-3, 10e-3, 20e-3];

[mr, nr] = size(r);
rho = [0,linspace(1e-6,9e-6,18),linspace(1e-5,9e-5,18),linspace(1e-4,9e-4,18)...
 linspace(1e-3,9e-3,36),linspace(1e-2,6e-2,48)];
[mrho,nrho]=size(rho);
z = zeros(1,nrho);
p = [rho;z];

cout = zeros(nrho,nr);

for ir = 1:nr
    % Geometry
g1=rect2(R,ts,'base','corner','pos',{'0','0'},'rot','0');
g2=curve2([0,r(ir)],[0,0]);

    % Analyzed geometry
    clear c s
c.objs={g2};
c.name={'B1'};
c.tags={'g2'};

    s.objs={g1};
s.name={'R1'};
s.tags={'g1'};

    fem.draw=struct('c',c,'s',s);
fem.geom=geomcsg(fem);

    % Initialize mesh
D.7 Microloading Filter Function

```matlab
fem.mesh = meshinit(fem,'hauto',2);

% Application mode 1
clear appl
appl.mode.class = 'FlConvDiff';
appl.mode.type = 'axi';
appl.dim = {'c2'};
appl.name = 'cd2';
appl.assignsuffix = '_cd2';
clear prop
prop.analysis = 'static';
clear weakconstr
weakconstr.value = 'off';
weakconstr.dim = {'lm2'};
prop.weakconstr = weakconstr;
appl.prop = prop;
clear bnd
bnd.c0 = {0,0,0,'cF'};
bnd.name = {'no_etching','axi_sym','etching','source'};
bnd.N = {0,0,'-De*c2*Te^0.5*exp(-EA/kB/Te)',0};
bnd.type = {'N0','ax','N','C'};
bnd.ind = [2,3,4,1,1];
appl.bnd = bnd;
clear equ
equ.D = 'D';
equ.ind = [1];
appl.equ = equ;
fem.app{1} = appl;
fem.sdim = {'r','z'};
fem.frame = {'ref'};
fem.border = 1;
fem.outform = 'general';
clear units;
units.basesystem = 'SI';
fem.units = units;

% ODE Settings
clear ode
clear units;
units.basesystem = 'SI';
ode.units = units;
fem.ode = ode;

% Multiphysics
fem = multiphysics(fem);

% Extend mesh
fem.xmesh = meshextend(fem);

% Solve problem
fem.sol = femstatic(fem, ...
    'solcomp',{'c2'}, ...
D.8 Reaction Probability Via Dushman

This Matlab® m-file uses the Dushman conductance correction factor in the Coburn and Winters ARDE model to calculate etch depths for cylinders and rectangular trenches at various points in time using an analytic expression. The predictions are statistically compared to empirical depths to identify the value of reaction probability that produces the best fit to the entire data set. The trenches and cylinders are assumed to be isolated so only self-loading of each structure is considered.

The spatial and macroloading components of the etch rate variation are determined based on empirical correlations. The microloading of each structure is calculated based on analytic formulae specific to the structure. The surface etch rate value is the product of these three terms.

clear all

% Anisotropic process parameters
ta = 60; % anisotropic process time in minutes
te = 12; % anisotropic process etch step time in seconds
tp = 8; % anisotropic process passivation step time in seconds
Nc = 60*60/(te+tp)-1; % number of anisotropic etch cycles
% "-1" because first cycle doesn't etch
e = 6.5; % number of seconds per cycle during which Si is etching
T = Nc*e; % total amount of time that Si is etching
% iteration time step for depth calculations, etch rate is assumed constant during this period
tstep = 0.5;
Sstep = 0.01; % reaction probability resolution
S = (0.15:Sstep:0.25); % reaction probabilities
[null,ismax] = size(S);
imax = ceil(T/tstep);

% Microloading parameters
a = 1.4; % microloading scaling factor per meter
% Trench structure parameters
Tm = 2.5e-6; % resist mask thickness in meters
% characteristic cylinder dimension, diameter in meters
dc = [12.1,22.1,42.1,82.1,102.1,202.1,402.1,1,962.1,1,1282.1,1,2002.1]/1e6;
rc = [20,10,10,20,0,20,20,20,20,10,10]*1e-3; % radial location of cylinders
[mc,nc] = size(dc); % number of cylinder structures
% trench width in meters
% radial location of trenches
rt = [20,10,10,20,0,20,20,20,20,10,10]*1e-3;
ltow = 10; % trench length to width aspect ratio
lt = ltow*wt;
dt = 2*lt.*wt./(lt+wt); % characteristic trench dimension
[mt,nt] = size(dt); % number of trench structures

% Load raw data from file and parse
data = load('raw_depth_data_cyl_trench.txt');
[md,nd] = size(data);
tm = data(3:md,1); % Si etch times
Dmeas = data(3:md,2:nc+nt+1)*1e-6; % measured depth data

% Statistical variables
SSE = zeros(1,ismax); % sum of the squared model error
Rsquared = zeros(1,ismax); % correlation coefficient for model fit

Doc = zeros(size(dc)); % cylinder etch depth assuming no ARDE
Dot = zeros(size(dt)); % trench etch depth assuming no ARDE

Mpc = 0.05; % cylinder macroloading
Mpt = 0.052; % trench macroloading

% Calculate the surface etchrate at the geometric center of each trench incorporating microloading,
% macroloading and spatial variation
ERc = 37*Mpc^2-104*Mpc+140; % cylinder etch rate at the center of the wafer
ERt = 37*Mpt^2-104*Mpt+140; % trench etch rate at the center of the wafer

% spatial variation in etch rate for each structure
ERsc = ERc*((3400*Mpc+1340)*rc.^3-60*rc.*rc+1); % cylinder
ERst = ERt*((3400*Mpt+1340)*rt.^3-60*rt.*rt+1); % trench

% Calculate the microloading for each structure
upc = pi*a*dc; %cylinder
upt = 2*a*dt*(log(sqrt(0.5*(1+(ltow^2+1)^-0.5))+sqrt(0.5*(1-(ltow^2+1)^-0.5)))-
log(sqrt(0.5*(1+(ltow^2+1)^-0.5))-sqrt(0.5*(1-(ltow^2+1)^-0.5))))...
ltow*(log(sqrt(0.5*(1+(ltow^2+1)^-0.5))+sqrt(0.5*(1-(ltow^2+1)^-0.5))))); % trench
%upt = 8*a*dt is the simplified version for the fixed l:w

% the surface etch rate at the geometric center of each structure
ER0c = (1-upc).*ERsc\*1e-9; % cylinder
ER0t = (1-upt).*ERst\*1e-9; % trench
% Compute the etch depth for each structure for each reaction probability S
for is = 1:ismax

Dc = zeros(size(dc)); % Initialize depth for each cylinder
Dt = zeros(size(dt)); % same for the trench

for i = 1:md-2
% calculate cylinder depth
  tempc = 4*dc/3/S(is)+Tm;
  Dc(i,:) = sqrt(8*dc.*ER0c*tm(i)/3/S(is)+tempc.^2)-tempc;
% calculate trench depth
  tempt = 4*dt/3/S(is)+Tm;
  Dt(i,:) = sqrt(8*dt.*ER0t*tm(i)/3/S(is)+tempt.^2)-tempct;
% calculate reference depths that assume no ARDE
  Doc(i,:) = ER0c*tm(i); % cylinder
  Dot(i,:) = ER0c*tm(i); % trench
end

Dref = [Doc,Dot];
D = [Dc,Dt];

% Calculate the sum of squared errors and the R-squared value for this value of S.
Nmeas = Dmeas./Dref; % normalize measured data to open field depth
Npred = D./Dref; % normalize predicted depth to open field depth

Nmeasbar = mean(Nmeas);
Nmeasbar = mean(Nmeasbar);
Nmeasstd = std(Nmeas);

res_sq = (Nmeas - Npred).^2; % calculate squared residuals
sse = sum(res_sq);
SSE(1,is) = sum(sse); % sum of the squared errors

err_sq = (Nmeas - Nmeasbar).^2; % calculate squared error
sst = sum(err_sq);
sst = sum(sst); % sum of squared total error

Rsquared(is) = 1- SSE(is)/sst;
end

plot(S,SSE)
Sopt = 0;

% Determine best fit S value
for is = 2:ismax
  if SSE(is) < SSE(is-1)
    Sopt = S(is);
    Rsqopt = Rsquared(is);
  end
end

% This is the end of the first part of the code
D.9 Reaction Probability Via Clausing

% Use the optimal value of S to calculate the Dushman-based prediction of etch depth for output
Dc = zeros(size(dc)); % Tm is initial depth for each cylinder
Dt = zeros(size(dt)); % same for the trench
Sopt = 0.22;
for i = 1:md-2
  % calculate cylinder depth
  tempc = 4*dc/3/Sopt+Tm;
  Dc(i+1,:)=sqrt(8*dc.*ER0c*tm(i)/3/Sopt+tempc.^2)-tempc;
  % calculate trench depth
  tempt = 4*dt/3/Sopt+Tm;
  Dt(i+1,:)=sqrt(8*dt.*ER0t*tm(i)/3/Sopt+tempc.^2)-tempc;
end
Output = [[0;tm],Dc,Dt]; % compile a table of depth vs time for each structure

D.9 Reaction Probability Via Clausing

This file uses the Clausing conductance correction factor in the Coburn and Winters ARDE model to calculate etch depths for cylinders and rectangular trenches at various points in time. The predictions are statistically compared to empirical depths to identify the value of reaction probability S that produces the best fit to the entire data set. The trenches and cylinders are assumed to be isolated so only self-loading of each structure is considered.

The spatial and macroloading components of the etch rate variation are determined based on empirical correlations. The microloading of each structure is calculated based on analytic formulae specific to the structure. The surface etch rate value is the product of these three terms.

The Clausing vacuum conductance correction factor K is determined for each feature size and mask thickness and used to initialize the etch rate ER(Tmask/d) for a given value of reaction probability S. The sidewalls of the structure are assumed to be vertical throughout the etch process. The etch rate is assumed constant over a small time step tstep and used to determine a depth step dD which is added to the current depth D (i.e. D[n] = D[n-1] + dD). After each depth step, the Clausing conductance factor is re-evaluated and used to determine the etch rate at the new depth ER(D[n]/d). When etch depths have
been predicted at all times and for all structures, the residuals of the model are calculated. These steps are looped over a range of $S$ to find that value which leads to the minimum residual.

```matlab
clear all

% Anisotropic process parameters
ta = 60; % anisotropic process time in minutes
te = 12; % anisotropic process etch step time in seconds
tp = 8; % anisotropic process passivation step time in seconds
Nc = 60*60/(te+tp)-1; % number of anisotropic etch cycles
% "-1" because first cycle doesn't etch
e = 6.5; % number of seconds per cycle during which Si is etching
T = Nc*e; % total amount of time that Si is etching
% iteration time step for depth calculations, etch rate is assumed constant during this period
tstep = 0.5;
time = zeros(1); % etch time in algorithm
Sstep = 0.01; % reaction probability resolution
S = (0.15:Sstep:0.25); % reaction probabilities
imax = ceil(T/tstep);

% Microloading parameters
a = 1.4; % microloading scaling factor per meter

% Trench structure parameters
Tm = 2.5e-6; % resist mask thickness in meters
% characteristic dimension, cylinder diameter in meters
dc = [12.1,22.1,42.1,102.1,202.1,402.1,1,962.1,1,282.1,1,2002.1]/1e6;
rc = [20,10,10,20,0,20,20,20,20,10,10]*1e-3; % radial location of cylinders
[mc,nc] = size(dc); % number of cylinder structures
% trench width in meters
% radial location of trenches
rt = [20,10,10,20,0,20,20,20,20,10,10]*1e-3;
ltow = 10; % trench length to width aspect ratio
[mt,nt] = size(wt); % number of trench structures

Kclog = zeros(imax,nc); % for troubleshooting the code
%Ktlog = zeros(imax,nt); % for troubleshooting the code

% Load raw data from file and parse
data = load('raw_depth_data_cyl_trench.txt');
[md,nd] = size(data);
tm = data(2:md,1);
Dmeas = data(3:md,2:nc+nt+1)*1e-6;

% Statistical variables
SSE = zeros(1,imax); % sum of the squared model error
Rsquared = zeros(1,imax); % correlation coefficient for model fit

% normalized depths in cylinder and trench at which Clausing alpha factor is calculated
```
D.9 Reaction Probability Via Clausing

\[ x_{sc} = \text{zeros}(1, nc); \]
\[ x_{st} = \text{zeros}(1, nt); \]

\[ \text{Doc} = \text{zeros(size(dc))}; \quad \% \text{cylinder etch depth assuming no ARDE} \]
\[ \text{Dot} = \text{zeros(size(wt))}; \quad \% \text{trench etch depth assuming no ARDE} \]

\[ \text{Mpc} = 0.05; \quad \% \text{cylinder macroloading} \]
\[ \text{Mpt} = 0.052; \quad \% \text{trench macroloading} \]

\[ \% \text{Calculate the surface etchrate at the geometric center of each trench} \]
\[ \% \text{incorporating microloading, macroloading and spatial variation} \]
\[ \text{ERc} = 37 \times \text{Mpc}^2 - 104 \times \text{Mpc} + 140; \quad \% \text{cylinder etch rate at the center of the wafer} \]
\[ \text{ERt} = 37 \times \text{Mpt}^2 - 104 \times \text{Mpt} + 140; \quad \% \text{trench etch rate at the center of the wafer} \]

\[ \% \text{spatial variation in etch rate for each structure} \]
\[ \text{ERsc} = \text{ERc} \times ((3400 \times \text{Mpc} + 1340) \times r_c^3 - 60 \times r_c^2 + r_c + 1); \quad \% \text{cylinder} \]
\[ \text{ERst} = \text{ERt} \times ((3400 \times \text{Mpt} + 1340) \times r_t^3 - 60 \times r_t^2 + r_t + 1); \quad \% \text{trench} \]

\[ \% \text{Calculate the microloading for each structure} \]
\[ \text{upc} = \pi \times a \times \text{dc}; \quad \% \text{cylinder} \]
\[ \text{upt} = 2 \times a \times d t \times (\log(\sqrt{0.5 \times (1 + \text{ltow}^2 + 1)^{-0.5}}) + \log(0.5 \times (1 - \text{ltow}^2 + 1)^{-0.5})) - \log(0.5 \times (1 + \text{ltow}^2 + 1)^{-0.5})) - \log(0.5 \times (1 - \text{ltow}^2 + 1)^{-0.5})) \]
\[ \% \text{upt} = 23.64 \times a \times \text{wt} \text{is the simplified version for the fixed l:w} \]

\[ \% \text{the surface etch rate at the geometric center of each structure} \]
\[ \text{ER0c} = (1 - \text{upc}) \times \text{ERsc} \times 10^{-9}; \quad \% \text{cylinder} \]
\[ \text{ER0t} = (1 - \text{upt}) \times \text{ERst} \times 10^{-9}; \quad \% \text{trench} \]

\[ \% \text{Compute the etch depth for each structure for each reaction probability S} \]
\[ \% \text{for is = 1:ismax} \]
\[ \% \text{Initialize the ARDE etch terms} \]
\[ \% \text{normalized depth with which the Clausing alpha factor is calculated} \]
\[ x_{sc} = (1 + 3 \times \text{Tm} / \text{dc} / \sqrt{7})^{-1}; \quad \% \text{cylinder} \]

\[ \% \text{for it = 1:nt} \quad \% \text{trench} \]
\[ \text{if wt(it) <= Tm} \]
\[ \quad x_{st}(it) = (1 + 2 \times \text{Tm} / \text{wt(it}) / \log(\text{Tm} / \text{wt(it)})^{-1}; \]
\[ \text{else} \]
\[ \quad x_{st}(it) = 0; \]
\[ \text{end} \]
\[ \text{end} \]

\[ \text{Dc} = \text{zeros(size(dc))} + \text{Tm}; \quad \% \text{Tm is initial depth for each cylinder} \]
\[ \text{Dt} = \text{zeros(size(wt))} + \text{Tm}; \quad \% \text{same for the trench} \]

\[ \% \text{Clausing alpha factor} \]
\[ \text{aCc} = (x_{sc} \times 2 - (1 - x_{sc}) \times 2 + (1 - x_{sc}) \times \text{sqrt}((1 - x_{sc}) \times 2 + (\text{dc} / \text{Dc}) \times 2) - ...) \]
\[ \times \text{sqrt}(x_{sc} \times 2 + (\text{dc} / \text{Dc}) \times 2)) / ((x_{sc} \times 2 - (2 \times x_{sc} - 1) \times (x_{sc} \times 2 + ... \text{dc} / \text{Dc}) \times 2)) / \text{sqrt}(x_{sc} \times 2 + (\text{dc} / \text{Dc}) \times 2) - ((1 - x_{sc}) \times 2 - (2 \times (1 - x_{sc}) ... - 1) \times ((1 - x_{sc}) \times 2 + (\text{dc} / \text{Dc}) \times 2)) / \text{sqrt}((1 - x_{sc}) \times 2 + (\text{dc} / \text{Dc}) \times 2)); \]
D.9 Reaction Probability Via Clausing

\[ aCt = \frac{(1-2*xst-sqrt((1-xst)^2+(wt./Dt)^2)+sqrt(xst^2+(wt./Dt)^2))}{...} \]
\[ (2-4*xst*sqrt((1-xst)^2+(wt./Dt)^2)+2*sqrt(xst^2+...} \]
\[ (wt./Dt)^2+(1-xst)/sqrt((1-xst)^2+(wt./Dt)^2)}{...} \]
\[ xst/sqrt(xst^2+(wt./Dt)^2)}; \]

% Clausing vacuum conductance correction factor
\[ Kc = 4*(1-2*aCc)*((dc./Dc)^2+(dc./Dc)^-2-0.5)*sqrt(1+(dc./Dc)^2)... \]
\[ (dc./Dc)^-2)/3+aCc+2*(1-aCc)*((dc./Dc)^-2-(dc./Dc)^-1.*... \]
\[ sqrt((dc./Dc)^2+(dc./Dc)^-2+1)+0.5); \]

\[ Kt = aCt.*(1-wt.*log((Dt+sqrt(Dt.^2+wt.^2))./wt)./Dt)-Dt./wt/2+... \]
\[ sqrt(Dt.^2+wt.^2)/2./wt+w.*log((Dt+sqrt(Dt.^2+wt.^2))./wt)./Dt/2; \]

% etch rate at the start of the etch process
\[ ERc = ER0c./(1+S(is)*(Kc.^-1-1)); \]
\[ ERt = ER0t./(1+S(is)*(Kt.^-1-1)); \]

% loop for cylinders
for i = 2:imax+1
time(i,1) = (i-1)^*tstep; % time in seconds
% calculate reference depths that assume no ARDE
Doc(i,:) = Doc(i-1,:) + ER0c*tstep; % cylinder
Dot(i,:) = Dot(i-1,:) + ER0t*tstep; % trench
Dc(i,:) = Dc(i-1,:) + ERc*tstep; % new depth after a time step
% calculate the etch rate at the new depth
xsc = (1+3*Dc(i,:)./dc/sqrt(7)).^-1;
aCc = (xsc^-2-(1-xsc)^2+(1-xsc).*sqrt((1-xsc)^2+... \]
\[ (dc./Dc(i,:))^2-2*xsc^-1)*(xsc^2+(dc./Dc(i,:))^2)/sqrt(xsc^2+... \]
\[ (dc./Dc(i,:))^2-2*(1-xsc^-1)*((1-xsc)^2+... \]
\[ (dc./Dc(i,:))^2)/sqrt((1-xsc)^2+... \]
\[ (dc./Dc(i,:))^2)); \]

\[ Kc = 4*(1-2*aCc)*((dc./Dc(i,:))^2+(dc./Dc(i,:))^2-0.5).*... \]
\[ sqrt(1+(dc./Dc(i,:))^2-(dc./Dc(i,:))^2)/3+aCc+2*(1-aCc).*... \]
\[ ((dc./Dc(i,:))^2-2*(dc./Dc(i,:))^2-1/*sqrt(dc./Dc(i,:))^2+... \]
\[ 1)+0.5); \]
\[ ERc = ER0c./(1+S(is)*(Kc.^-1-1)); \]
end

% loop for trenches
for i = 2:imax+1
Dt(i,:) = Dt(i-1,:) + ERt*tstep; % new depth after a time step
% calculate the etch rate at the new depth
for it = 1:nt
if wt(it) <= Dt(i,it)
xst(it) = (1+2*Dt(i,it)/wt(it)/log(Dt(i,it)/wt(1,it)))^-1;
else
xst(1,it) = 0;
end

end
D.9 Reaction Probability Via Clausing

\[\text{aCt} = \frac{(1-2\times xst-\sqrt{(1-xst)^2+(\text{wt}/\text{Dt(i,:)})^2})+(\text{wt}/\text{Dt(i,:)})^2)}{2(1-xst)\sqrt{(1-xst)^2+(\text{wt}/\text{Dt(i,:)})^2}};\]

\[\text{Kt} = \text{aCt} \times (1-\text{wt} \times \log((\text{Dt(i,:)})+\sqrt{\text{Dt(i,:)}}^2+\text{wt}^2)/\text{wt})/\text{Dt(i,:)})/2+\sqrt{\text{Dt(i,:)}}^2/\text{wt}+\text{wt} \times \log((\text{Dt(i,:)})+\sqrt{\text{Dt(i,:)}}^2+\text{wt}^2)/\text{wt})/\text{Dt(i,:)})/2;\]

\[\text{ERt} = \frac{\text{ER0t}}{1+S(is) \times (\text{Kt}^{-1}-1)};\]

Do = [Doc,Dot];
Dc = Dc - Tm; \% subtract out the mask thickness to obtain depth in Si
Dt = Dt - Tm;
D = [Dc,Dt];

% Extract the predicted values for the experimental times
for j = 2:md-1
  for i = 2:imax+1
    if time(i) == tm(j)
      Dpred(j-1,:) = D(i-1,:);
      Dref(j-1,:) = Do(i-1,:);
    end
  end
end

% Calculate the sum of squared errors and the R-squared value for this
% value of S.
Nmeas = Dmeas./Dref; \% normalize measured data to open field depth
Npred = Dpred./Dref; \% normalize predicted depth to open field depth
Nmeasbar = mean(Nmeas);
Nmeasstd = std(Nmeas);
res_sq = (Nmeas - Npred).^2; \% calculate squared residuals
sse = sum(res_sq);
SSE(1,is) = sum(sse); \% sum of the squared errors
err_sq = (Nmeas - Nmeasbar).^2; \% calculate squared error
sst = sum(err_sq);
Rsquared(is) = 1- SSE(is)/sst;
end

plot(S,SSE)
Sopt = 0;
% Determine best fit S value
for is = 2:ismax
    if SSE(is) < SSE(is-1)
        Sopt = S(is);
        Rsqopt = Rsquared(is);
    end
end
% This is the end of the first part of the code

% Use the optimal value of S to calculate the Clausing-based prediction of etch depth for output
% reinitialize the ARDE etch terms the normalized depth with which the Clausing alpha factor is % calculated
xsc = (1+3*Tm./dc/sqrt(7)).^(-1); % cylinder

for it = 1:nt % trench
    if wt(it) <= Tm
        xst(it) = (1+2*Tm/wt(it)/log(Tm/wt(it)))^(-1);
    else
        xst(it) = 0;
    end
end
Dc = zeros(size(dc))+Tm; % Tm is the initial depth for each cylinder
Dt = zeros(size(wt))+Tm; % same for the trench

% Clausing alpha factor
aCc = (xsc.^2-(1-xsc).^2+(1-xsc).*sqrt((1-xsc).^2+(dc./Dc).^2)-xsc.*...  
    sqrt(xsc.^2+(dc./Dc).^2))./((xsc.^2-(2*xsc-1).*xsc.^2+(dc./Dc).^2))/...  
    sqrt((1-xsc).^2+(dc./Dc).^2-((1-xsc).^2-(2*(1-xsc)-1).*((1-xsc).^2+...  
    (dc./Dc).^2).^2)./sqrt((1-xsc).^2+(dc./Dc).^2));

aCt = (1-2*xst-sqrt((1-xst).^2+(wt./Dt).^2)+sqrt(xst.^2+...  
    (wt./Dt).^2))./(2-4*xst-2*sqrt((1-xst).^2+(wt./Dt).^2)+...  
    2*sqrt(xst.^2+(wt./Dt).^2)+(1-xst)./sqrt((1-xst).^2+...  
    (wt./Dt).^2)-xst./sqrt(xst.^2+(wt./Dt).^2));

% Clausing vacuum conductance correction factor
Kc = 4*(1-2*aCc).*((dc./Dc).^2+((dc./Dc).^2-0.5).*sqrt(1+(dc./Dc).^2)-...  
    (dc./Dc).^2)/3+aCc+2*(1-aCc).*((dc./Dc).^2-(dc./Dc).^2).*1.*...  
    sqrt((dc./Dc).^2-1+0.5);

Kt = aCt.*(1-wt.*log((Dt+sqrt(Dt.^2+wt.^2))./wt)./Dt)./Dt./wt2+...  
    sqrt(Dt.^2+wt.^2)/2./wt+wt.*log((Dt+sqrt(Dt.^2+wt.^2))./wt)./Dt/2;

% etch rate at the start of the etch process
ERc = ER0c./(1+Sopt*(Kc.^-1-1));
ERt = ER0t./(1+Sopt*(Kt.^-1-1));

imax = ceil(T/tstep);

% loop for cylinders
for i = 2:imax+1
D.9 Reaction Probability Via Clausing

\[ Dc(i,:) = Dc(i-1,:) + ERc \times tstep; \]  
% new depth after a time step
\% calculate the etch rate at the new depth
\[
\begin{align*}
xsc &= (1+3Dc(i,:)/dc/sqrt(7))^{-1}; \\
aCc &= \left( xsc^{2}-(1-xsc)^{2}+(1-xsc) \sqrt{(1-xsc)^{2}+(dc/Dc(i,:)^{2})} \right) /
\left( (xsc^{2}-(2xsc-1) \sqrt{(1-xsc)^{2}+(dc/Dc(i,:)^{2})} \right) /
\left( (2(1-xsc)-1)^{2}+(dc/Dc(i,:)^{2}) \right) /
\left( sqrt((1-xsc)^{2}+(dc/Dc(i,:)^{2}) \right); \\
Kc &= 4(1-2aCc) \times ((dc/Dc(i,:))^{2})/2+((dc/Dc(i,:))^{2})^{-2}-0.5) \times sqrt(1+... \\
&\left( (dc/Dc(i,:))^{2} \right)-2+(dc/Dc(i,:))^{2})/3+aCc+2(1-aCc)^{2}... \\
&\left( (dc/Dc(i,:))^{2} \right)^{-2}-(dc/Dc(i,:))^{2})/3+sqrt((dc/Dc(i,:))^{2}... \\
&1+0.5); \\
ERc &= ER0c/(1+Sopt*(Kc^{-1}-1));
\end{align*}
\]
end
% loop for trenches
for i = 2:imax+1
\[
Dt(i,:) = Dt(i-1,:) + ERT \times tstep; \]  
% new depth after a time step
\% calculate the etch rate at the new depth
\[
\begin{align*}
\text{for } it = 1:nt \\
\text{if } wt(it) <= Dt(i,it) \\
xst(it) &= (1+2Dt(i,it)/wt(it)/log(Dt(i,it)/wt(1,it)))^{-1}; \\
\text{else} \\
xst(1,it) &= 0; \\
\text{end}
\end{align*}
\]
aCt = \left( 1-2xst-sqrt((1-xst)^{2}+(wt/Dt(i,:)^{2})+sqrt(xst^{2}+... \\
(wt/Dt(i,:)^{2})+2-4*xst^{2}+sqrt((1-xst)^{2}+(wt/Dt(i,:)^{2})+... \\
2*sqrt(xst^{2}+(wt/Dt(i,:)^{2})+1-xst)/sqrt((1-xst)^{2}+... \\
(wt/Dt(i,:)^{2})-xst)/sqrt(xst^{2}+(wt/Dt(i,:)^{2})+...
Kt = aCt \times (1-wt \times log((Dt(i,:)^{2}+sqrt(Dt(i,:)^{2}+wt^{2})/wt)/... \\
(Dt(i,:)-2)/wt+sqrt(Dt(i,:)^{2}+wt^{2})/wt+wt^{2}/... \\
log((Dt(i,:)+sqrt(Dt(i,:)^{2}+wt^{2})/wt)/Dt(i,:)/2;
\]
ERT = ER0t/(1+Sopt*(Kt^{-1}-1));
end
Dc = Dc - Tm; \% subtract out the mask thickness to obtain depth in Si
Dt = Dt - Tm;
Output = [time,Dc,Dt]; \% compile a table of depth vs time for each structure
%save Clausing_model_output.txt Output - ascii -tab
D.10 Etch Model With Microloading Convolution

This script calculates the surface etchrate ER(0) at a point (x,y) on a 20 mm square based on its layout-driven microloading and macroloading and the spatial variation model for the etch chamber. The microloading at the geometric center of a site is determined as the convolution of the layout file and a pattern weighting function.

The Clausing vacuum conductance correction factor K is determined for the feature sizes and mask thickness and used to intialize the etch rate ER(Tm/w) for each feature. The etch rate is assumed constant over a small time step dT and used to determine a depth step dD which is added to the current depth D (i.e. D[n] = D[n-1] + dD). After each depth step, the Clausing conductance factor is re-evaluated and used to determine the etch rate at the new depth ER(D[n]/d).

% Anisotropic process parameters
ta = 60; % anisotropic process time in minutes
te = 12; % anisotropic process etch step time in seconds
tp = 8; % anisotropic process passivation step time in seconds
Nc = 60*60/(te+tp); % number of anisotropic etch cycles
e = 6.5; % number of seconds of each cycle during which Si is etching
T = fix(Nc*e); % total amount of Si etching time
% iteration time step for depth calculations, etch rate is assumed constant during this period
tstep = 1;
S = 0.22; % Si-F reaction probability
time = zeros(1); % etch time in algorithm

% Spatial filter parameters
a = 14e-6; % filter scaling factor per pixel
p = 10e-6; % pixel size in meters
lfx = 2048; % length of filter in x in pixels
lfy = 2048; % length of filter in y in pixels
pcx = ceil(lfx/2); % center filter pixel in x
pcy = ceil(lfy/2); % center filter pixel in y

% Trench structure parameters
Tm = 2.5e-6; % resist mask thickness in meters
wm = [10,20,50,100,200,480,1000]/1e6; % trench width in microns
% structure widths in pixels, based on widths in microns
wt = wm/p;
w = [wm, wm, wm, wm]; % width of trenches in pixels
ww = 20/p/1e6; % number of unexposed pixels around each trench
[mt,nt] = size(wt); % number of trench structures
step = lfx/(mt+1)/2; % number of pixel steps between trenches
ax_loc = (1:7)*step; % axial pixel location of each trench center from zero
Q = 4; % four quadrants of differing density

332
D.10 Etch Model With Microloading Convolution

upT1 = zeros(1,nt); % microloading parameter for quadrant 1 trenches
upT2 = zeros(1,nt); % microloading parameter for quadrant 2 trenches
upT3 = zeros(1,nt); % microloading parameter for quadrant 3 trenches
upT4 = zeros(1,nt); % microloading parameter for quadrant 4 trenches

% normalized depth in trench at which Clausing alpha factor is calculated
xs = zeros(1,Q*nt);
D = zeros(size(w)); % trench depth

% Generating the spatial filter
W = zeros(lfx,lfy); % initialize the filter
P = zeros(lfx,lfy); % initialize the density pattern
Tr = zeros(lfx,lfy); % initialize the trenches
Pw = ones(lfx,lfy); % initialize the walls around the trenches

for i = 1:lfx
    for j = 1:lfy
        % radial distance of each pixel from center pixel in pixels
        r = sqrt(abs(pcx-i)^2+abs(pcy-j)^2);
        if r ~= 0
            W(i,j) = a/r; % filter value for each pixel
        else
            W(i,j) = a/0.85; % filter value for center pixel
        end
    end
end

% Generating the mask structure
% This section of code generates an array of trenches of various widths but with length = 10*width. % The trenches are areas of exposed Si represented by the value "1". Resist covered Si is % represented by the value "0". The trenches are evenly spaced along the axis of the pattern % radiating out from the center. Each trench array lies within a quadrant of varying pattern density. % The pattern density is varied through the frequency of "0"-valued pixels.

% generate a single array of trenches and a single array of walls
for it = 1:nt
    Tr(fix(pcy-5*wt(it)):fix(pcy+5*wt(it))-1, pcx+fix(ax_loc(it))-...%....
    wt(it)/2):pcx+fix(ax_loc(it)+wt(it)/2)-1)=1;
    Pw(fix(pcy-(5*wt(it)+ww)):fix(pcy+(5*wt(it)+ww))-1, pcx+fix(ax_loc(it))-...%....
    (wt(it)/2+ww)):pcx+fix(ax_loc(it)+(wt(it)/2+ww))-1)=0;
end

% Rotate the matrix to generate the trench and wall arrays in the other quadrants
Tr = Tr + rot90(Tr)+rot90(Tr,2)+rot90(Tr,3);
Pw = Pw.*rot90(Pw);
Pw = Pw.*rot90(Pw,2);

% fill the quadrants with varying densities of "1"-valued pixels
% quadrant 1
% density = 33%;
for y = 1026:4:2048
    for x = pcx:-3:2*pcx-y+1
        P(x,y) = 1;
end
for x = pcx:3:y-1
  P(x,y) = 1;
end
end
for y = 1027:2:2048
  for x = pcx-1:-3:2*pcx-y+1
    P(x,y) = 1;
  end
  for x = pcx+1:3:y-1
    P(x,y) = 1;
  end
end
for y = 1028:4:2048
  for x = pcx-2:-3:2*pcx-y+1
    P(x,y) = 1;
  end
  for x = pcx+2:3:y-1
    P(x,y) = 1;
  end
end

% quadrant 2
% density = 100%;
for x = 1023:-1:1
  for y = pcy:-1:x+1
    P(x,y) = 1;
  end
  for y = pcy:1:2*pcy-x-1
    P(x,y) = 1;
  end
end

% quadrant 3
% density = 66%;
for y = 1023:-1:1
  for x = pcx:-1:y+1
    P(x,y) = 1;
  end
  for x = pcx:1:2*pcx-y-1
    P(x,y) = 1;
  end
end

for y = 1023:-4:1
  for x = pcx-1:-3:y+1
    P(x,y) = 0;
  end
  for x = pcx+1:3:2*pcx-y-1
    P(x,y) = 0;
  end
end
for y = 1:1022
    for x = pcx-2:-3:y+1
        P(x,y) = 0;
    end
    for x = pcx+2:3:2*pcx-y-1
        P(x,y) = 0;
    end
end
for y = 1:1021
    for x = pcx-3:-3:y+1
        P(x,y) = 0;
    end
    for x = pcx+3:3:2*pcx-y-1
        P(x,y) = 0;
    end
end

P = P.*Pw; % generate the resist walls around the trenches
P = P+Tr; % generate the trenches

clear Tr;
clear Pw;

% Calculate macroloading parameter
sumP = sum(P);
sumP = sum(sumP);
Mp = sumP/pi()/5000^2;

% Computing the convolution of the binary pattern function with the pattern weighting function kernel.
% This is the inverse Fourier transform of the product of the Fourier transforms of the pattern function % and the weighting function.
up = ifft2(fft2(P,4096,4096).*fft2(W,4096,4096));
up = up(1024:3071,1024:3071);
up= up.*P; % convert to Si etch rate map for which ERSi = 0 in resist areas

clear W;
clear P;

imshow(log(abs(35*up)))

% Extract the values of the microloding for each trench
density=[0,0.333,0.667,1]; % pattern densities in each quadrant
[md,nd] = size(density);
% quadrant 1;
for it = 1:nt
    upT1(it) = up(1024,pcx+ax_loc(it)-1);
end
% quadrant 2;
for it = 1:nt
    upT2(it) = up(pcy-ax_loc(it)+2,1024);
% quadrant 3;
for it = 1:nt
    upT3(it) = up(1024, pcx-ax_loc(it)+2);
end

% quadrant 4;
for it = 1:nt
    upT4(it) = up(pcy+ax_loc(it)-1,1024);
end

upT = [upT1, upT2, upT3, upT4];
clear upT1 upT2 upT3 upT4; %up

% Calculate the surface etchrate at the geometric center of each trench incorporating microloading, macroloading and spatial variation

ERc = 37*Mp^2-104*Mp+140; % the etch rate at the center of the wafer

% spatial variation in etch rate
ERS = ERc*((3400*Mp+1340)*(ax_loc*p).^3-60*(ax_loc*p).^2+(ax_loc*p)+1);
ERS = [ERS, ERS, ERS, ERS];

% the surface etch rate at the geometric center of each trench
ER0 = (1-upT).*ERS;

% Compute the etch depth for each trench
% Initialize the ARDE etch terms
% the normalized depth at which the Clausing alpha factor is calculated
for it = 1:Q*nt
    if w(it) <= Tm
        xs(it) = (1+2*Tm/w(it)/log(Tm/w(it)))^-1;
    else
        xs(it) = 0;
    end
end

D = D+Tm; % the initial depth for each trench is the mask thickness

% Clausing alpha factor
aC = (1-2*xs-sqrt((1-xs).^2+(w./D).^2)+sqrt(xs.^2+(w./D).^2))./...
    (2-4*xs-2*sqrt((1-xs).^2+(w./D).^2)+2*sqrt(xs.^2+...
    (w./D).^2)+(1-xs)/sqrt((1-xs).^2+(w./D).^2)-...
    xs./sqrt(xs.^2+(w./D).^2));

% Clausing vacuum conductance correction factor
K = aC.*(1-w.*log((D+sqrt(D.^2+w.^2))./w)./D-D./w+...$
    sqrt(D.^2+w.^2).*log((D+sqrt(D.^2+w.^2))./w)./D/2;

% etch rate at the start of the etch process
ER = ER0./(1+S*(K.^-1-1))*1e-9;
imax = ceil(T/tstep);

for i = 2:imax+1
    time(i,1) = (i-1)*tstep; % time in seconds
    D(i,:) = D(i-1,:) + ER*tstep; % new depth after a time step
    % calculate the etch rate at the new depth
    for it = 1:Q*nt
        if w(it) <= D(i,it)
            xs(it) = (1+2*D(i,it)/w(it)/log(D(i,it)/w(it)))^-1;
        else
            xs(it) = 0;
        end
    end
    aC = (1-2*xs-sqrt((1-xs).^2+(w./D(i,:)).^2)+sqrt(xs.^2+(w./D(i,:)).^2)) ./ (2-4*xs-2*sqrt((1-xs).^2+(w./D(i,:)).^2)+... 
        2*sqrt(xs.^2+(w./D(i,:)).^2)+(1-xs)./sqrt((1-xs).^2+(w./D(i,:)).^2));
    K = aC.*(1-w.*log((D(i,:)+sqrt(D(i,:).^2+w.^2))./w))./D(i,:)-... 
        D(i,:)/w/2+sqrt(D(i,:).^2+w.^2)/w+w.*log((D(i,:)+... 
        sqrt(D(i,:).^2+w.^2))./w)./D(i,:)/2;
    ER = ER0./(1+S*(K.^-1-1))*1e-9;
end

D = (D - Tm)*1e6; % subtract out the mask thickness to obtain depth in Si
Output = [time,D]; % compile a table of depth versus time for each trench
Appendix E - Post Etch Geometry Study
E.1 Large Width Posts With Constant Radius of Innermost ARDEM Ring = 130 µm
E.2 Large Width Posts With Varying Radius of Innermost ARDEM Ring
References


341


References


[52] Comsol Multiphysics 3.5, Material/Coefficients library


References


References


References


