

How to Write Fast Code SIMD Vectorization

18-645, spring 2008 13th and 14th Lecture

Instructor: Markus Püschel

Guest Instructor: Franz Franchetti

TAs: Srinivas Chellappa (Vas) and Frédéric de Mesmay (Fred)



Organization

Overview

- Idea, benefits, reasons, restrictions
- History and state-of-the-art floating-point SIMD extensions
- How to use it: compiler vectorization, class library, intrinsics, inline assembly

Writing code for Intel's SSE

- Compiler vectorization
- Intrinsics: instructions
- Intrinsics: common building blocks

Selected topics

- SSE integer instructions
- Other SIMD extensions: AltiVec/VMX, Cell SPU

Conclusion: How to write good vector code



Organization

Overview

- Idea, benefits, reasons, restrictions
- History and state-of-the-art floating-point SIMD extensions
- How to use it: compiler vectorization, class library, intrinsics, inline assembly
- Writing code for Intel's SSE
 - Compiler vectorization
 - Intrinsics: instructions
 - Intrinsics: common building blocks
- Selected topics
 - SSE integer instructions
 - Other SIMD extensions: AltiVec/VMX, Cell SPU
- Conclusion: How to write good vector code



SIMD (Signal Instruction Multiple Data) vector instructions in a nutshell

What are these instructions?

 Extension of the ISA. Data types and instructions for parallel computation on short (2-16) vectors of integers and floats



Why are they here?

- Useful: Many applications (e.g., multi media) feature the required fine grain parallelism – code potentially faster
- **Doable:** Chip designers have enough transistors available, easy to implement





Evolution of Intel Vector Instructions

MMX (1996, Pentium)

- CPU-based MPEG decoding
- Integers only, 64-bit divided into 2 x 32 to 8 x 8
- Phased out with SSE4

SSE (1999, Pentium III)

- CPU-based 3D graphics
- 4-way float operations, single precision
- 8 new 128 bit Register, 100+ instructions

SSE2 (2001, Pentium 4)

- High-performance computing
- Adds 2-way float ops, double-precision; same registers as 4-way single-precision
- Integer SSE instructions make MMX obsolete

SSE3 (2004, Pentium 4E Prescott)

- Scientific computing
- New 2-way and 4-way vector instructions for complex arithmetic

SSSE3 (2006, Core Duo)

Minor advancement over SSE3

SSE4 (2007, Core2 Duo Penryn)

- Modern codecs, cryptography
- New integer instructions
- Better support for unaligned data, super shuffle engine

More details at http://en.wikipedia.org/wiki/Streaming_SIMD_Extensions



Electrical & Computer

Overview Floating-Point Vector ISAs

Vendor	Name		u-way	Precision	Introduced with
Intel	SSE SSE2 SSE3 SSSE3 SSE4	+	4-way 2-way	single double	Pentium III Pentium 4 Pentium 4 (Prescott) Core Duo Core2 Extreme (Penryn)
Intel	IPF		2-way	single	Itanium
AMD	3DNow! Enhanced 3DNow!		2-way	single	K6 K7
	3DNow! Professional AMD64	+ +	4-way 2-way	single double	Athlon XP Opteron
Motorola	AltiVec		4-way	single	MPC 7400 G4
IBM	VMX SPU	+	4-way 2-way	single double	PowerPC 970 G5 Cell BE
IBM	Double FPU		2-way	double	PowerPC 440 FP2

Within a extension family, newer generations add features to older ones Convergence: 3DNow! Professional = 3DNow! + SSE; VMX = AltiVec; SPU⊃VMX



Related Technologies

- Original SIMD machines (CM-2,...)
 - Don't really have anything in common with SIMD vector extension
- Vector Computers (NEC SX6, Earth simulator)
 - Vector lengths of up to 128
 - High bandwidth memory, no memory hierarchy
 - Pipelined vector operations
 - Support strided memory access
- Very long instruction word (VLIW) architectures (Itanium,...)
 - Explicit parallelism
 - More flexible
 - No data reorganization necessary
- Superscalar processors (x86, ...)
 - No explicit parallelism
 - Memory hierarchy

SIMD vector extensions borrow multiple concepts



How to use SIMD Vector Extensions?

- Prerequisite: fine grain parallelism
- Helpful: regular algorithm structure
- Easiest way: use existing libraries
 Intel MKL and IPP, Apple vDSP, AMD ACML, Atlas, FFTW, Spiral
- Do it yourself:
 - Use compiler vectorization: write vectorizable code
 - Use language extensions to explicitly issue the instructions
 Vector data types and intrinsic/builtin functions
 Intel C++ compiler, GNU C compiler, IBM VisualAge for BG/L,...
 - Implement kernels using assembly (inline or coding of full modules)



Characterization of Available Methods

Interface used

- Portable high-level language (possibly with pragmas)
- Proprietary language extension (builtin functions and data types)
- C++ Class interface
- Assembly language

Who vectorizes

- Programmer or code generator expresses parallelism
- Vectorizing compiler extracts parallelism

Structures vectorized

- Vectorization of independent loops
- Instruction-level parallelism extraction

Generality of approach

- General purpose (e.g., for complex code or for loops)
- Problem specific (for FFTs or for matrix products)

Carnegie Mellon

Spiral-generated FFT on 2.66 GHz Core2 (4-way SSE)

performance [Gflop/s], single-precision, Intel C++ 9.1, SSSE, Windows XP 32-bit



- Imitations of compiler vectorization
- C99 _Complex and #pragma help, but still slower than hand-vectorized code



Problems

- Correct data alignment paramount
- Reordering data kills runtime
- Algorithms must be adapted to suit machine needs
- Adaptation and optimization is machine/extension dependent
- Thorough understanding of ISA + Micro architecture required One can easily slow down a program by vectorizing it



Organization

Overview

- Idea, benefits, reasons, restrictions
- History and state-of-the-art floating-point SIMD extensions
- How to use it: compiler vectorization, class library, intrinsics, inline assembly

Writing code for Intel's SSE

- Compiler vectorization
- Intrinsics: instructions
- Intrinsics: common building blocks
- Selected topics
 - SSE integer instructions
 - Other SIMD extensions: AltiVec/VMX, Cell SPU
- Conclusion: How to write good vector code



Intel Streaming SIMD Extension (SSE)

Instruction classes

- Memory access (explicit and implicit)
- Basic arithmetic (+, -, *)
- Expensive arithmetic (1/x, sqrt(x), min, max, /, 1/sqrt)
- Logic (and, or, xor, nand)
- Comparison (+, <, >, ...)
- Data reorder (shuffling)

Data types

- float: __m128 (SSE)
- double: __m128d (SSE2)
- Integer: ___m128i (8 bit 128 bit)

Intel C++ Compiler Manual

http://www.intel.com/cd/software/products/asmo-na/eng/347618.htm http://www.intel.com/cd/software/products/asmo-na/eng/346158.htm http://msdn2.microsoft.com/en-us/library/26td21ds.aspx



Intel C++ Compiler: Automatic Vectorization

Example program: pointwise vector multiplication

```
void func(float *c, float *a, float *b, int n) {
    for (int i=0; i<n; i++)
        c[i] = a[i] * b[i];
}</pre>
```

Compiler invocation C:\>iclvars > NUL

C:\>C>icl /Qc99 /Qrestrict /O3 /QxW /Qvec-report3 /FAs /c test.c

Intel(R) C++ Compiler for 32-bit applications, Version 9.1 Copyright (C) 1985-2006 Intel Corporation. All rights reserved.

```
test.c
test.c(2) : (col. 5) remark: LOOP WAS VECTORIZED.
```

Carnegie Mellon



- 🗆 ×

Intel C++ Compiler: Auto Vectorizer Manual





Intel C++ Compiler: Options and Output

- On Windows Intel C++ compiler requires VisualStudio
- On command line iclvars.cmd initializes the environment

Compiler Options

- C99 syntax: /Qc99 /Qrestrict
- Full optimization: /O3
- Vectorization target: SSE2 /QxW other targets: /QxK (SSE) , /QxP (SSE3), /QxT (SSSE), /QxS (SSE4)
- Vectorization report: /Qvec-report3
- Assembly output (source + assembly): /FAs

Check vectorization quality: Checking output assembly

\$B1\$17:	; Preds \$B1\$17 \$B1\$16	
movups	<pre>xmm0, XMMWORD PTR [ecx+edi*4]</pre>	;3.16
mulps	<pre>xmm0, XMMWORD PTR [edx+edi*4]</pre>	;3.23
movaps	XMMWORD PTR [esi+edi*4], xmm0	;3.9
movups	xmm1, XMMWORD PTR [ecx+edi*4+16]	;3.16
mulps	<pre>xmm1, XMMWORD PTR [edx+edi*4+16]</pre>	;3.23
movaps	XMMWORD PTR [esi+edi*4+16], xmm1	;3.9
add	edi, 8	;2.5





Intel C++ Compiler: Language Extension

- Language extension
 - C99 "restrict" keyword
 - Aligned C library functions: __mm_malloc(), __mm_free()
 - _assume_aligned()
 - declspec(__align())

```
    Pragmas
```

#pragma vector aligned | unaligned | always
#pragma ivdep
#pragma novector

}



Intel SSE Intrinsics Interface

- Data types
 - m128 f; // ={float f3, f2, f1, f0}
 - m128d d; // ={double d1, d0}
- Intrinsics
 - Native instructions: __mm_add_ps(), __mm_mul_ps(),...
 - Multi-instruction: _mm_setr_ps(), _mm_set1_ps,...
- Macros
 - Transpose: __MM_TRANSPOSE4_PS(),...
 - Helper: _MM_SHUFFLE()

Electrical & Computer

Intel SSE: Load Instructions



Electrical & Computer

Intel SSE: Vector Arithmetic

🛃 Intel(R) C++ Compiler Documentation					
Hide Locate Back Forward Home Print Ontions					
<u>Contents</u> Index Search Favorites	A with we at it. O			-	
Contract of the second se	Arithmetic O	perations for Str	eaming SIMD Extensions		
Introduction Details shout lutrinoids	The prototypes for	Streaming SIMD Extension	ns (SSE) intrinsics are in the xmmintrin.h	1	
Naming and Usage Syntax			and in a consistent T his was intended in its statement		
Links and Bibliography	for each intrinsic y	n intrinsic operation are pla with RO-R3 RO R1 R2 and	iced in a register. This register is illustrated R3 each represent one of the 4 32-hit		
E Code Samples	pieces of the resul	t register.	No each represent one of the 4-52 bit		
MMX(TM) Technology Intrinsics	To see detailed int	formation about an intrinsic	, click on that intrinsic name in the following		
E Variation SIMD Extensions	table.			2	
Overview Desting point lating Chapming CIMD Extensions					
 Arithmetic Operations for the Streaming SIMD Extensions 	Intelligete	Onenation			
2 Logical Operations for the Streaming SIMD Extensions	Intrinsic	Operation	Corresponding SSE instruction		
Comparisons for the Streaming SIMD Extensions Conversion Operations for the Streaming SIMD Extensions	mm add ss	Addition	ADDSS		
 Conversion operations for the Streaming SIMD Extensions Load Operations for the Streaming SIMD Extensions 	mm add ps	Addition	ADDPS		
Set Operations for the Streaming SIMD Extensions	mm aub aa	Cubtraction	CLIRCC		
Store Uperations for the Streaming SIMD Extensions Cacheability Support Lising Streaming SIMD Extensions		Subvaction	30833		
 Integer Intrinsics Using Streaming SIMD Extensions 	_mm_sub_ps	Subtraction	SUBPS		
Intrinsics to Read and Write the Control Register for Streaming SIMD Extensions Miscellaneous Intrinsics Using Streaming SIMD Extensions	_mm_mul_ss	Multiplication	MULSS		
Using Streaming SIMD Extensions on Itanium(R) Architecture	_mm_mul_ps	Multiplication	MULPS		
 Macro Functions Macro Function for Shuffle Using Streaming SIMD Extensions 	mm div ss	Division	DIVSS		
Macro Functions to Read and Write the Control Registers Macro Function for Matrix Transposition	mm div ps	Division	DIVPS		
Comparison Simple Extensions 2	_mm_sqrt_ss	Squared Root	SQRTSS		
Floating-point Intrinsics	mm sqrt ps	Squared Root	SQRTPS		
	mm_rcp_ss	Reciprocal	RCPSS		
Comparison Signal Streaming SIMD Extensions 3	mm rcp ps	Reciprocal	RCPPS		
Integer Vector Intrinsic for Streaming SIMD Extensions 3	_mm_rsqrt_ss	Reciprocal Squared Root	RSQRTSS		
 Single-precision Floating-point Vector Intrinsics for Streaming SIMD Extensions 3 Double-precision Floating-point Vector Intrinsics for Streaming SIMD Extensions 3 	mm_rsqrt_ps	Reciprocal Squared Root	RSQRTPS		
	mm_min_ss	Computes Minimum	MINSS	-	

Carnegie Mellon



Intel SSE: SSE3 Horizontal Add and SUB

Intel(R) C++ Compiler Documentation	
Hide Locate Back Forward Home Print <u>O</u> ptions	
Contents Index Search Favorites ? Welcome to the Intel(R) C++ Compiler ? Disclaimer and Legal Information	Single-precision Floating-point Vector Intrinsics for Streaming SIMD Extensions 3
Introduction What's New in This Release Reduct Web Site and Support	The single-precision floating-point vector intrinsics listed here are designed for the Intel® Pentium® 4 processor with Streaming SIMD Extensions 3 (SSE3).
System Requirements FLEXIm* Electronic Licensing	The results of each intrinsic operation are placed in the registers R0, R1, R2, and R3.
 Related Publications How to Use This Document 	table.
Building Applications Sompiler Options Drimizing Applications	Intrinsic Operation Corresponding SSE3
Compiler Reference Ú) Intel(R) C++ Intrinsics Reference	Name Instruction
Introduction Details about Intrinsics	addsub_ps Subtract and add ADDSUBPS
 Naming and Usage Syntax 2 Links and Bibliography € Some Code Samples 	mm hsub ps Subtracts HSUBPS
	_mm_movehdup_ps Duplicates MOVSHDUP
Streaming SIMD Extensions [1] [1] [1] [2	MOVELOUP_PS Duplicates NOVSLDOP
 Integer Intrinsics Integer Intrinsics 	externm128 _mm_addsub_ps(m128 a,m128 b); Subtracts even vector elements while adding odd vector elements.
Miscellaneous Functions and Intrinsics Miscellaneous SIMD Extensions 3	R0 R1 R2 R3
 Dverview Integer Vector Intrinsic for Streaming SIMD Extensions 3 Single-precision Floating-point Vector Intrinsics for Streaming SIMD Extensions 3 	a0 - b0; a1 + b1; a2 - b2; a3 + b3;
 Double-precision Floating-point Vector Intrinsics for Streaming SIMD Extensions 3 Macro Functions for Reading and Writing the Control Register for Streaming SIMD Ex Miscellaneous Intrinsics for Streaming SIMD Extensions 3 	externm128 _mm_hadd_ps(m128 a,m128 b);
	R0 R1 R2 R3
	a0 + a1; a2 + a3; b0 + b1; b2 + b3;

Electrical & Computer

Intel SSE: Reorder Instructions

😭 Intel(R) C++ Compiler Documentation			_ _ _ ×
ਸ਼ਿੰਦੀ ਪਿੱਸ → → A A A The A A A A A A A A A A A A A A A A A A A			
Contents Index Search Favorites ? What's New in This Release	Miscellaneous Extensions	Intrinsics Using Stream	ing SIMD
 Product web site and support System Requirements FLEXIm* Electronic Licensing Related Publications 	The prototypes for Str header file.	eaming SIMD Extensions (SSE) intrinsi	cs are in the xmmintrin.h
Image: Second state Image: Second state Image: Second state Image: Second state </td <td>The results of each in what is placed in each each intrinsic. R, RO, R</td> <td>trinsic operation are placed in registers 1 register appears in the tables below, i R1, R2 and R3 represent the registers in</td> <td>. The information about n the detailed explanation of n which results are placed.</td>	The results of each in what is placed in each each intrinsic. R, RO, R	trinsic operation are placed in registers 1 register appears in the tables below, i R1, R2 and R3 represent the registers in	. The information about n the detailed explanation of n which results are placed.
 ● Optimizing Applications ● Compiler Reference ● Mintel(R) C++ Intrinsics Reference 	To see detailed inform table.	nation about an intrinsic, click on that in	trinsic name in the following
 Introduction Details about Intrinsics Naming and Usage Syntax Links and Bibliography 	Intrinsic Name	Operation	Corresponding SSE Instruction
	_mm_shuffle_ps	Shuffle	SHUFPS
MMX(TM) Technology Intrinsics	mm_unpackhi_ps	Unpack High	UNPCKHPS
Overview	mm_unpacklo_ps	Unpack Low	UNPCKLPS
 Ploating-point Intrinsics Using Streaming SIMD Extensions Arithmetic Operations for the Streaming SIMD Extensions Logical Operations for the Streaming SIMD Extensions 	_mm_move_ss	Set low word, pass in three high values	MOVSS
 Comparisons for the Streaming SIMD Extensions Conversion Operations for the Streaming SIMD Extensions 	_mm_moveh1_ps	Move High to Low	MOVHLPS
Load Operations for the Streaming SIMD Extensions Set Operations for the Streaming SIMD Extensions	_mm_movelh_ps	Move Low to High	MOVLHPS
Store Operations for the Streaming SIMD Extensions	mm_movemask_ps	Create four-bit mask	MOVMSKPS
 Cacheability Support Using Streaming SIMD Extensions Integer Intrinsics Using Streaming SIMD Extensions Intrinsics to Read and Write the Control Register for Streaming SIMD Extensions Miscellaneous Intrinsics Using Streaming SIMD Extensions Using Streaming SIMD Extensions on Itanium(R) Architecture Macro Functions Macro Function for Shuffle Using Streaming SIMD Extensions Macro Function for Matrix Transposition 	m128 _mm_shuff Selects four specific S must be an immediate for a description of the m128 _mm_upper	fle_ps(m128 a,m128 b, un PFP values from a and b, based on the b. See <u>Macro Function for Shuffle Using</u> e shuffle semantics.	nsigned int imm8) e mask imm8. The mask <u>Streaming SIMD Extensions</u>



Organization

Overview

- Idea, benefits, reasons, restrictions
- History and state-of-the-art floating-point SIMD extensions
- How to use it: compiler vectorization, class library, intrinsics, inline assembly

Writing code for Intel's SSE

- Compiler vectorization
- Intrinsics: instructions
- Intrinsics: common building blocks
- Selected topics
 - SSE integer instructions
 - Other SIMD extensions: AltiVec/VMX, Cell SPU
- Conclusion: How to write good vector code

Electrical & Computer

Intel SSE: Transpose Macro





Example: Complex Multiplication SSE3

$$(a+ib)(c+id) = (ac-bd) + i(ad+bc)$$





Looking a t the Assembly

SSE3:

movapd	, xmm0	XMMWOF	RD PTR	Α
movddup	xmm2,	QWORD	PTR	В
mulpd	xmm2,	xmm0		
movddup	xmm1,	QWORD	PTR	B+8
shufpd	xmm0,	, xmm0	1	
mulpd	xmm1,	xmm0		
addsubpd	xmm2,	xmm1		
movapd	XMMWOF	RD PTR	C, xmm	n2

SS	E2	

moved	vmm 3	UMUDD	סידים	Δ
movsu		QUORD	FIK	л
movapd	xmm4,	xmm3		
movsd	xmm5,	QWORD	PTR	A+8
movapd	xmm0,	xmm5		
movsd	xmm1,	QWORD	PTR	В
mulsd	xmm4 ,	xmm1		
mulsd	xmm5,	xmm1		
movsd	$\mathrm{xmm2}$,	QWORD	PTR	B+8
mulsd	xmm0 ,	xmm2		
mulsd	xmm3,	xmm2		
subsd	xmm4 ,	xmm0		
movsd	QWORD	PTR C	, xmn	n 4
addsd	xmm5,	xmm3		
movsd	QWORD	PTR C	, xmn	a5

In SSE2 Intel C++ generates scalar code (better?)



Organization

Overview

- Idea, benefits, reasons, restrictions
- History and state-of-the-art floating-point SIMD extensions
- How to use it: compiler vectorization, class library, intrinsics, inline assembly

Writing code for Intel's SSE

- Compiler vectorization
- Intrinsics: instructions
- Intrinsics: common building blocks

Selected topics

- SSE integer instructions
- Other SIMD extensions: AltiVec/VMX, Cell SPU
- Conclusion: How to write good vector code



Intel SSE: Integer Modes

😫 Intel(R) C++ Compiler Documentation			<u>_0×</u>
Hide Locate Back Porward Home Print Updons Contents Index Search Favorites	Register Inserti	on/Extraction Intrinsics for Stre	aming SIMD
■ Interest Intrinsics Interest Interes	Extensions 4		
 Integer Arithmetic Operations for Streaming SIMD Extensions 2 Integer Logical Operations for Streaming SIMD Extensions 2 	These intrinsics enable XMM registers.	data insertion and extraction between general pu	urpose registers and
 Integer Shift Uperations for Streaming SIMD Extensions 2 Integer Comparison Operations for Streaming SIMD Extensions 2 Integer Conversion Operations for Streaming SIMD Extensions 2 Integer Move Operations for Streaming SIMD Extensions 2 Integer Move Operations for Streaming SIMD Extensions 2 	Intrinsic Name	Operation	Corresponding SSE4 Instruction
Integer Set Operations for Streaming SIMD Extensions 2 Integer Set Operations for Streaming SIMD Extensions 2 Integer Store Operations for Streaming SIMD Extensions 2 Image: Store Operations and Intrinsics	_mm_insert_ps	Insert single precision float into packed single precision array element selected by index	INSERTPS
 ? Cacheability Support Operations for Streaming SIMD Extensions 2 ? Miscellaneous Operations for Streaming SIMD Extensions 2 ? Intrinsics for Casting Support ? Pause Intrinsic for Streaming SIMD Extensions 2 ? Macro Function for Shuffle 	_mm_extract_ps	Extract single precision float from packed single precision array element selected by index	EXTRACTPS
 Streaming SIMD Extensions 3 Minimum SIMD Extensions 3 Overview 	_mm_extract_epi8	Extract integer byte from packed integer array element selected by index	PEXTRB
 Addition Intrinsics for Streaming SIMD Extensions 3 Subtraction Intrinsics for Streaming SIMD Extensions 3 Multiplication Intrinsics for Streaming SIMD Extensions 3 Absolute Value Intrinsics for Streaming SIMD Extensions 3 	_mm_extract_epi32	Extract integer double word from packed integer array element selected by index	PEXTRD
 Shuffle Intrinsics for Streaming SIMD Extensions 3 Concatenate Intrinsics for Streaming SIMD Extensions 3 Negation Intrinsics for Streaming SIMD Extensions 3 Streaming SIMD Extensions 4 	_mm_extract_epi64	Extract integer quad word from packed integer array element selected by index	PEXTRQ
 2 Overview 3 Streaming SIMD Extensions 4 Vectorizing Compiler and Media Accelerators 3 Overview: Streaming SIMD Extensions 4 Vectorizing Compiler and Media Accelerator 3 Packed Blending Intrinsics for Streaming SIMD Extensions 4 	_mm_extract_epi16	Extract integer word from packed integer array element selected by index	PEXTRW
 Ploating Point Dot Product Intrinsics for Streaming SIMD Extensions 4 Packed Format Conversion Intrinsics for Streaming SIMD Extensions 4 Packed Integer Min/Max Intrinsics for Streaming SIMD Extensions 4 Eloating Point Bounding Intrinsics for Streaming SIMD Extensions 4 	_mm_insert_epi8	Insert integer byte into packed integer array element selected by index	PINSRB
2 DWDRD Multiply Intrinsics for Streaming SIMD Extensions 4 2 Register Insertion/Extraction Intrinsics for Streaming SIMD Extensions 4 2 Test Intrinsics for Streaming SIMD Extensions 4 2 Test Intrinsics for Streaming SIMD Extensions 4	_mm_insert_epi32	Insert integer double word into packed integer array element selected by index	PINSRD
 Packed DWUHD to Unsigned WUHD Intrinsic for Streaming SIMD Extensions 4 Packed Compare for Equal Intrinsics for Streaming SIMD Extensions 4 Cacheability Support Intrinsic for Streaming SIMD Extensions 4 Streaming SIMD Extensions 4 Efficient Accelerated String and Text Processing 	_mm_insert_epi64	Insert integer quad word into packed integer array element selected by index	PINSRQ



SSE Integer Modes (1)

SSE generations

- Introduced with SSE2
- Functionality extended drastically with SSSE3 and SSE4

Modes

- 1x128 bit, 2x64 bit, 4x32 bit 8x 16 bit, 16x8 bit
- Signed and unsigned
- Saturating and non-saturating

Operations

- Arithmetic, logic, and shift, mullo/hi
- Compare, test; min, max, and average
- Conversion from/to floating-point, across precisions
- Load/store/set
- Shuffle, insert, extract, blend



SSE Integer Modes (2)

Interoperability

- Integer operations can be used with floating-point data
- Typecast support

Problems

- Only subset of operations available in each mode
- Sometimes need to "build" operation yourself
- Gathers and scatters even more expensive (8- and 16-way)

```
// right-shift for signed __int8 16-way
__forceinline __m128i _mm_srli_epi8(__m128i x, int sh) {
    __m128i signs = _mm_and_si128(x, _mm_set1_epi32(0x80808080));
    __m128i z = _mm_srli_epi16(x, 1);
    z = _mm_and_si128(z, _mm_set1_epi32(0x7f7f7f7f));
    return _mm_or_si128(z, signs);
}
```



Extending Floating-Point Functionality

Sign change

- No sign-change instruction for vector elements exist
- Integer exclusive-or helps

```
// sign-change of second vector element
__forceinline __m128 _mm_chsgn2_ps(__m128 f) {
    return _castsi128_ps(_mm_xor_si128(
        __mm_castps_si128(f),
        __mm_castps_si128(_mm_set_ps(0.0,0.0,-0.0,0.0))));
}
```

Align instruction

alignr only exists for signed 8-bit integer

```
// alignr 4-way float variant
__forceinline __m128 _mm_alignr_ps(__m128 f1, __m128 f2, int sh) {
    return _castsi128_ps(_mm_alignr_epi8(
        __mm_castps_si128(f1), _mm_castps_si128(f2), sh));
}
```



Organization

Overview

- Idea, benefits, reasons, restrictions
- History and state-of-the-art floating-point SIMD extensions
- How to use it: compiler vectorization, class library, intrinsics, inline assembly

Writing code for Intel's SSE

- Compiler vectorization
- Intrinsics: instructions
- Intrinsics: common building blocks

Selected topics

- SSE integer instructions
- Other SIMD extensions: AltiVec/VMX, Cell SPU
- Conclusion: How to write good vector code





AltiVec, VMX, Cell BE PPU and SPU,...

AltiVec: 4-way float, 4-, 8-, and 16-way integer

- Introduced with Motorola MPC 7400 G4 (direct competitor to Intel SSE and Pentium III)
- Gave big boost to Apple multi media applications
- Still available in Freescale PowerPC processors
- Supported by GNU C builtin functions (2.95, 3.X)

AltiVec became IBM VMX

- PowerPC 970 G5 (G4 successor) and POWER6
- Cell BE PPU (PowerPC)
- VMX128 version for Xbox 360 (Xenon processor)

Cell SPU: closely aligned with VMX

Double-precision instructions (very slow at this point)



AltiVec vs. SSE

AltiVec: PowerPC is 3-operand RISC

- Fused multiply-add
- Powerful general shuffle instruction
- More registers (32 128)

Problem: non-vector memory access

- Unaligned load/store
- Subvector load/store

AltiVec/VMX is not changing as quickly as SSE

- Variants: AltiVec/VMX, VMX128, SPU
- AltiVec important in embedded computing
- SSE is closer to the consumer market, permanently updated



Organization

Overview

- Idea, benefits, reasons, restrictions
- History and state-of-the-art floating-point SIMD extensions
- How to use it: compiler vectorization, class library, intrinsics, inline assembly

Writing code for Intel's SSE

- Compiler vectorization
- Intrinsics: instructions
- Intrinsics: common building blocks
- Selected topics
 - SSE integer instructions
 - Other SIMD extensions: AltiVec/VMX, Cell SPU

• Conclusion: How to write good vector code

Electrical & Compute

How to Write Good Vector Code?

- Take the "right" algorithm and the "right" data structures
 - Fine grain parallelism
 - Correct alignment in memory
 - Contiguous arrays
- Use a good compiler (e. g., vendor compiler)
- First: Try compiler vectorization
 - Right options, pragmas and dynamic memory functions (Inform compiler about data alignment, loop independence,...)
 - Check generated assembly code *and* runtime
- If necessary: Write vector code yourself
 - Most expensive subroutine first
 - Use intrinsics, no (inline) assembly
 - Important: Understand the ISA

Carnegie Mellon



Remaining time: Discussion