On the Design of Phase Locked Loop Oscillatory Neural Networks: Mitigation of Transmission Delay Effects

Rongye Shi, Thomas C. Jackson, Brian Swenson, Soummya Kar, Lawrence Pileggi

Department of Electrical and Computer Engineering
Carnegie Mellon University
Pittsburgh, PA 15213 USA
{rongyes, thomasj, brianswe, soummyak, pileggi}@andrew.cmu.edu

Abstract—This paper introduces a novel design of phase locked loop (PLL) based oscillatory neural networks (ONNs) to mitigate the frequency clustering phenomenon caused by transmission delays in real systems. Theoretical analysis of the ONN reveals that transmission delays can produce frequency clustering that leads to synchronization and convergence failure. This paper describes the redesign of ONN dynamics and associated system-level architecture to achieve robustness. Specifically, we first demonstrate that using the phase information of zero-crossing points of inputs as the PLL error signal enables the ONN dynamical model to correctly synchronize under uniform transmission delays. A Type-II PLL based ONN architecture is shown via simulation to provide this property in hardware. Furthermore, to accommodate non-uniform transmission delays in hardware, a phase synchronization technique is proposed that is shown to provide the correct synchronization behavior.

Keywords—associative memory, oscillatory neural network, pattern recognition, phase locked loops, transmission delay

I. INTRODUCTION

Various architectures and hardware implementations of neural networks (NNs) have been proposed and studied [1, 2, 3]. Many NN architectures are based on voltage or current amplitudes [4, 5] as the state variables, however, the oscillatory neural network (ONN) is a promising architecture, inspired by the observation of synchronous oscillatory behavior of the brain, that uses phase as the state variable and scales the phase contribution by scaling the amplitudes of the contributing signals. This feature of ONN hardware design makes it less sensitive to gain error and voltage/current offset, which can simplify the corresponding circuit hardware complexity and lower power requirements.

The ONN architecture considered in this paper is comprised of coupled phase locked loops (PLLs), as proposed in [6]. PLLs are the signal processing units (neurons), and the ONN can serve as an associative memory where all PLLs synchronize and their phase relations correspond to a memorized pattern in the system. Efficient implementations of oscillators have been explored based on emerging technologies [7,8] to facilitate the scaling of such NNs to large problem sizes. However, we will show that some unexpected phenomena occur when implementing these systems in hardware. Specifically, the transmission delays among the “synapses” have a significant impact on the convergence properties of the system proposed in [6].

We first describe the impact of transmission delays for ONN systems, then propose solutions to overcome these limitations for actual hardware system implementations. The main contributions of the paper are as follows:
1) Identify and describe the frequency clustering phenomenon: Analytical evidence, which is supported with the system-level simulations, reveals that transmission delays cause the ONN neurons to divide into multiple frequency clusters instead of synchronizing to a single frequency. Even systems with uniform transmission delays display this behavior. We term this frequency clustering.
2) ONN model based on zero-crossing phase detectors: We mathematically show that using the phase information of zero-crossing points of inputs as the source of error signal for the PLL, the ONN dynamical model can correctly synchronize under uniform transmission delays.
3) Design of the Type-II PLL ONN architecture: We propose a practical implementation to achieve the aforementioned model in hardware. The proposed Type-II PLL ONN is shown to be robust against uniform transmission delays.
4) Hardware to accommodate random transmission delays: A phase correction technique is proposed to “snap” the random delays to a quantized value, such that the effective transmission delays to each neuron are uniform. This makes the Type-II PLL ONN much more robust with respect to random transmission delays for actual systems.

II. OSCILLATORY NEURAL NETWORK IMPLEMENTATION CHALLENGES

A. Original ONN Architecture

![Fig. 1 Original structure of the oscillatory neural network using multiplier PLL’s as neurons.](image-url)

The structure of the original ONN architecture proposed in
[6] is shown in Fig. 1. Each of the $n$ neurons is composed of a PLL with a multiplier as the phase detector and a 90 degree phase shifter at the output. The network is fully connected which means that each neuron is coupled to every other neuron via a synapse. In the $i^{th}$ PLL, the output signal $I_i$ from the multiplier (phase detector) is

$$I_i = \sum_{j=1}^{s} s_j V(\theta_j)V(\theta_j - \pi/2),$$  \hspace{1cm} (1)$$

where $\theta_i$ is the total phase of the voltage controlled oscillator (VCO) in the $i^{th}$ PLL, and $s_j$ are the synaptic weights [6]. $V$ is a $2\pi$-periodic waveform satisfying the “odd-even” condition: $V(\theta)$ is an odd function, whereas $V(\theta - \pi/2)$ is an even function. $\theta_i$ can be represented as $\theta_i(t) = \Omega t + \phi_i$, where $\Omega > 1$ is the natural frequency and $\phi_i$ is the phase deviation of the $i^{th}$ PLL from the natural phase $\Omega t$. Using averaging and Fourier analysis, we can describe the dynamics of the ONN depicted in Fig. 1 as

$$\dot{\phi}_i = \sum_{j=1}^{s} s_j H(\phi_j - \phi_i).$$  \hspace{1cm} (2)$$

$H(\phi_j - \phi_i)$ is the averaged result of the loop filter and is given by:

$$H(\phi_j - \phi_i) = \lim_{T \to \infty} \frac{1}{T} \int_0^T V(\Omega t + \phi_j) V(\Omega t + \phi_i - \pi/2) dt$$

$$= \sum_{m=-1,3,5,}^\infty \frac{a_m^j}{2} (-1)^{(m-1)/2} \sin m(\phi_j - \phi_i),$$  \hspace{1cm} (3)$$

where $a_m$ is Fourier coefficient of the $m^{th}$ harmonic of $V(\theta)$. If the synapse matrix is symmetric, i.e., $s_i = s_j$, then the system will converge and synchronize to the same frequency with stable phase relationships that are dependent on the synaptic weight. More details of this analysis are in [6].

This property enables the ONN to memorize and retrieve different patterns. The patterns can be trained into the network by producing the values of synaptic weights $s_j$ through a learning algorithm. One simple algorithm is the Hebbian training rule which is given by

$$s_j = \sum_{k=1}^{\infty} \Omega_k z^{(k)}_j, \hspace{1cm} \text{ (4)}$$

where $\Omega_k = (\zeta_1^k, \zeta_2^k, ..., \zeta_n^k)$ is the $n$ dimensional vector representing the $k^{th}$ pattern stored in the loop. The storage of binary vectors is considered, so $\zeta_i^k = \pm 1$. For these systems, one neuron is chosen as the reference. If $\phi_i$ is the reference phase, $\zeta_i^k$ is fixed to be 1, then $\zeta_i^k = 1$ corresponds to $\phi_i = \phi_i$ (in-phase case) and $\zeta_i^k = -1$ corresponds to $\phi_i = \phi_i + \pi$ (anti-phase case). Using this training rule, the symmetry of synapse matrix is guaranteed. The algorithm attempts to set the patterns as stable equilibrium points of (2). If this is the case, when the system is initialized with a distorted pattern near the memorized pattern, the system will typically converge to the correct stored phase relations.

A multiplier-based ONN with 20 neurons was built in Simulink to test the architecture. The network was trained to memorize the two patterns shown in Fig. 2. The simulation shows that with a distorted input, the ONN retrieves the correct pattern.

For the retrieval of a correct pattern, two things must be true:

1) The ONN globally synchronizes at one frequency. Fig. 3(a) tracks the VCO control voltage of all 20 neurons. The VCO control voltage is proportional to the output frequency. At the end of the evolution stage, every neuron shares the same VCO control voltage, which means that every oscillator generates the same frequency.

2) The phase relationships converge to the correct pattern. As shown in Fig. 3(b), entering the evolution stage, the system starts from a distorted image "5" and, at the end of the evolution stage, the output converges to the memorized correct pattern.

Despite significant theoretical study of these systems in [9] and [10], and proposed systems using emerging technologies [7], there have been no known fabricated IC implementations. When considering hardware design, we must include details that limit physical implementation, and redesign the system as necessary under these constraints. Specifically, this work considers unavoidable transmission delays in a physical network.

**B. The Cause of the Frequency Clustering Phenomenon**

When considering transmission delays, we observe an unexpected desynchronization phenomenon. The model of ONN with delays is shown in Fig. 4. In this model, delays are placed before each neuron and the delay vector $\delta \phi$ can be used to represent the accumulated effect of transmission delay over the entire network. The study of this model can be generalized to any ONN with delays.
We consider the model in Fig. 4, where phase detectors are multipliers. Taking transmission delays $\delta \dot{\phi}_j = (\delta \varphi_1, \ldots, \delta \varphi_n)$ into account, the differential equation (2) needs to be revised. Because the summed signal for the $i^{th}$ neuron is shifted by $\delta \varphi_i$, $\varphi_j$ should be replaced by $(\varphi_j - \delta \varphi_i)$. Then the dynamics of the ONN with transmission delays is described as

$$\dot{\varphi}_i = \sum_{j=1}^{n} s_{ij} H(\varphi_j - \varphi_i + \delta \varphi_j). \quad (5)$$

Generally, the memorized patterns may no longer be stable due to the transmission delays and there may not be an equilibrium near the memorized pattern. This is the reason why the system cannot synchronize, let alone converge to the memorized pattern. For this claim, let the system initialize from one of the memorized patterns:

$$\dot{\varphi}_i = \sum_{j=1}^{n} s_{ij} H(\varphi_j - \varphi_i + \delta \varphi_j) = \sum_{j=1}^{n} c_{ij} H(\delta \varphi_j), \quad (6)$$

$$c_{ij} = s_{ij} e^{i(\varphi_j - \varphi_i)}. \quad (7)$$

Since (6) is nonzero with different values for different neurons, the frequencies do not synchronize at the pattern.

System-level simulation confirms that these transmission delays may cause the neurons to settle to different frequencies from one another, meaning neither condition for correct recovery is met. Fig. 5 shows a simple example, where the ONN has uniform transmission delays. Fig. 5(a) tracks the phase relation with respect to neuron 1 and it can be seen that the curves split into 2 clusters. Fig. 5(b) tracks VCO control voltage. We can observe 2 different control voltage levels, which indicate that the system settles to 2 different frequencies. We refer to this as a frequency clustering phenomenon.

![Fig. 5](image-url)

**Fig. 5** Performance of ONN with uniform transmission delays.

We change the delay vector $\delta \dot{\varphi} = (\delta \varphi_1, \ldots, \delta \varphi_n)$ and record the performance with the same synaptic network to see if there is any relation between $\delta \dot{\varphi}$ and clustering. Some empirically discovered properties are summarized here:

1) No matter how $\delta \dot{\varphi}$ is changed (small delays below 30 degrees are considered in this paper), once the clusters occur, the system can always be divided into two clusters with exactly the same distribution, as in Fig. 5(a). Moreover, the number of clusters is a function of the weight pattern.

2) In each cluster, the correct pattern is preserved with the delta phase caused by the delay. Specifically, neurons in one cluster approximately have the following phase relation: $(\varphi_i - \varphi_j) = (\varphi_i^* - \varphi_j^* + \delta \varphi_i - \delta \varphi_j)$. where $\varphi_j$ for $\zeta_j = 1$ and $\varphi_j^* = 180^\circ$ for $\zeta_j = -1$. Here, $(\varphi_i^*, \ldots, \varphi_n^*)$ is the pattern the system will converge to from its initial condition in absence of transmission delays and we call it the objective pattern.

Note that even with uniform delays, the ONN does not synchronize properly. Transmission delays are unavoidable in a real system. For instance, a physical ONN has an effective low pass filter (LPF) at the input of each PLL neuron due to parasitic capacitance. Various non-ideal effects derived from parasitics exist in any hardware implementation and cause some transmission delays (phase shifts) in signal. The inevitability of the transmission delays which cause the clustering phenomenon threatens the elegance of using this ONN to perform pattern recognition.

C. Theoretical Evidence for Frequency Clustering

We provide theoretical evidence for clustering to improve our understanding of this phenomenon. Instead of complete desynchronization, in simulation the oscillators form “clusters”. Similar to what has been described in [11], the neurons are divided into groups. Within each group, neurons are synchronous, but there is no synchrony between groups.

A clustered solution has been observed and summarized in the simulation: neurons within the same cluster have the phase relation of $(\varphi_i - \varphi_j) = (\varphi_i^* - \varphi_j^* + \delta \varphi_i - \delta \varphi_j)$. Since $\delta \varphi_j$ is relatively small, this phase point is close to the memorized pattern point. We center the representative point of this phase relation:

$$(\varphi_i^* + \delta \varphi_i, \ldots, \varphi_n^* + \delta \varphi_n). \quad (8)$$

Note (8) may not be stable, and we call it the quasi-equilibrium point. We define

$$\varphi = \varphi_i^* + \delta \varphi_i = \varphi_i^* + \delta \varphi_i. \quad (9)$$

Then, (5) becomes

$$\dot{\varphi}_i = \sum_{j=1}^{n} s_{ij} H(\varphi_j - \varphi_i + \delta \varphi_j - \delta \varphi_i)$$

$$= \sum_{j=1}^{n} s_{ij} H(\varphi_j^* - \varphi_i^* + \delta \varphi_j - \delta \varphi_i). \quad (10)$$

The term $\delta \varphi_j$ remaining in (10) is the transmission delay attached to the $j^{th}$ neuron, not the $i^{th}$ neuron itself. It has been fully illustrated in [6] that $H$ (see (3)) is a $\pi$-periodic odd function, so that (10) can be further simplified by pulling the pattern term $(\varphi_i^* - \varphi_j^*)$ out of $H$:
\[
\phi^*_i = \sum_{j=1}^{N} c_{ij} H(\varphi^*_j - \varphi^*_i + \delta \varphi_i), \quad c_{ij} = s_{ij} e^{i(\varphi^*_j - \varphi^*_i)}.
\]  

At the point of (8), \((\varphi^*_i - \varphi^*_j) = 0\), and (11) becomes
\[
\phi^*_i = \sum_{j=1}^{N} c_{ij} H(\varphi_i - \varphi_j), \quad i = 0, 1, \ldots, N.
\]

We denote this value as \(\omega^*_i\) which represents the frequency deviation from natural frequency \(\Omega\) at (8). The matrix made up of \(c_{ij}\) is denoted as \(C\).

We observe that the cluster distribution matches properties of the matrix \(C\) as long as the \(i^{th}\) row is the same to the \(j^{th}\) row in the matrix \(C\), neuron \(i\) and neuron \(j\) evolve to the same cluster in the simulation. For example, if the network is trained with the patterns “5” and “7” shown in Fig. 2, the synapse matrix is determined by the Hebbian rule (the term \(1/n\) does not affect the conclusion and is temporarily ignored here). When image “5” is the objective pattern, according to (7) and (11), matrix \(C\) can be determined by scaling the synapse matrix with pattern “5”. We give the complete matrix \(C\) for this specific case in Fig. 6 for visualization.

![Fig. 6 Content of matrix C determined by pattern “5” and “7” with “5” as the objective pattern. Red boxes indicate that row 5, 8, 9, 10, 11, 17, 18 and 19 are identical which implies that corresponding neurons will evolve into the same cluster.](image)

We can see that in (12), if the \(i^{th}\) row and the \(j^{th}\) row are identical in \(C\), no matter how \(\delta \varphi_i\) is changed, we can always get to \(\omega^*_i = \omega^*_j\) at point (8). As a result, neuron \(i\) and \(j\) synchronize with the phase relation of \((\varphi^*_i - \varphi^*_j + \delta \varphi_i - \delta \varphi_j)\). Such evidence suggests that \(C\) imposes intrinsic bind on neurons to form clusters.

In Fig. 6, matrix \(C\) implies the following clusters: cluster 1 \(G_1\) (neuron 1, 2, 3, 4, 6, 7, 12, 13, 14, 15, 16, 20) and cluster 2 \(G_2\) (neuron 5, 8, 9, 10, 11, 17, 18, 19). In each cluster, corresponding rows are identical. In the same way, we can find out the clustering distribution with “7” as the objective pattern. The same result was repeated for different stored memories.

III. ZERO-CROSSING PHASE DETECTION ONN MODEL

Now we know that memorized patterns are no longer synchronously stable and the frequencies may cluster into multiple groups in the presence of transmission delays. This might pose difficulties for NN hardware designers, since for different memories and initial conditions, both the number of clusters and cluster distribution may vary, which makes the performance of the ONN hard to predict. What’s worse, without synchronization, the output phase cannot be meaningfully compared. Thus, we need to explore new approaches to alleviate this problem. Here, we propose an ONN model that uses zero-crossing phase detectors and show that the proposed model is robust against uniform transmission delays.

A. Dynamical Equation of the Proposed Model

The zero-crossing phase detector (PD) detects the phase difference between the input signal and the output feedback signal by measuring the zero-crossing. The conceptual structure of the PLL neuron is as follows:

![Fig. 7 The conceptual structure of the PLL equipped with zero-crossing phase detector.](image)

Inside the neuron, the zero-crossing phase detector detects the phase difference between the rising zero-crossing point of the input signal and the output feedback signal. The PD generates the error signal, which is a rectangular wave with its width proportional to the phase difference. The loop filter integrates the error signal and generates control voltage for the VCO. The VCO frequency is proportional to the control voltage.

Define the zero-crossing phase of the input signal as:

\[
\theta_{cross} = \theta_{cross}(\hat{s}_i, \hat{\theta}) ,
\]

where \(\hat{s}_i = (s_1, s_2, \ldots, s_n)\) and \(\hat{\theta}\) is the phase state variable vector composed of \(\theta_i\). Then the dynamics of the \(i^{th}\) neuron is presented as

\[
\dot{\theta}_i = f_i(\hat{\theta}) = k[\theta_{cross} - \theta_i] ,
\]

where \(k\) is a positive constant. The averaging effect of the loop filter is simplified as an integral. Equation (14) constitutes a linear dynamical model w.r.t. \(\theta_{cross}\) and the linear relation holds for \([\theta_{cross} - \theta_i] \in (-360^\circ, 360^\circ)\). Note \(\theta_{cross} = \theta_{cross}(\hat{s}_i, \hat{\theta})\) is nonlinear w.r.t. \(\hat{\theta}\).

In the ONN system, each neuron observes the input signals in its egocentric reference frame and processes the signals in a self-referential way. Since neuron \(i\) treats itself as the reference, the input zero-crossing phase observed by neuron \(i\) appears to be \(\theta_{cross} = (\hat{s}_i, \hat{\theta} - \theta_i)\), and the corresponding dynamics is

\[
\dot{\theta}_i = k[\theta_{cross} - (\hat{s}_i, \hat{\theta} - \theta_i) ] .
\]

For ease of analysis, we use the sine waveform as the information carrier. With the sine waveform, the input summed signal is

\[
\sum_{j=1}^{N} s_j e^{i\theta_j} = \sum_{j=1}^{N} s_j \cos \theta_j + i \sum_{j=1}^{N} s_j \sin \theta_j .
\]

From the viewpoint of neuron \(i\), the input signal appears to be
\[
\sum_{j=1}^{N} y_j e^{j \psi_j} = \sum_{j=1}^{N} s_j \cos(\theta_j - \vartheta_j) + i \sum_{j=1}^{N} s_j \sin(\theta_j - \vartheta_j). \quad (17)
\]

Under the Hebbian learning rule, if a binary pattern \( \hat{\vartheta} \) (contains only 0 or 180 degree) is stored as an equilibrium, it is necessary that \( \forall i, \theta_{cross} \left( \sum_{j=1}^{N} s_{ij} e^{j \theta_j} \right) = 0 \). At the memorized pattern \( \hat{\vartheta} \), there is no difference between the zero-crossing phase and the phase of the \( i \)-th neuron itself, and thus no error signal will be generated. As an effective approximation, the phase of the zero-crossing point of the input summed signal can be calculated using the \( \text{atan2} \) function. The definition of \( \text{atan2} \) function in terms of \( \text{atan} \) is

\[
\text{atan2}(y,x) = \begin{cases} 
\text{atan}(y/x) & \text{if } x > 0 \\
\text{atan}(y/x)+\pi & \text{if } x < 0 \text{ and } y \geq 0 \\
\text{atan}(y/x)-\pi & \text{if } x < 0 \text{ and } y < 0 \\
+\pi/2 & \text{if } x = 0 \text{ and } y > 0 \\
-\pi/2 & \text{if } x = 0 \text{ and } y < 0 \\
\text{undefined} & \text{if } x = 0 \text{ and } y = 0 
\end{cases}
\]

In the complex plane, the input signal (16) is represented as \( \left( \sum_{j=1}^{N} s_{ij} \cos(\theta_j - \vartheta_j), \sum_{j=1}^{N} s_{ij} \sin(\theta_j - \vartheta_j) \right) \), and the phase of the zero-crossing point in terms of \( \text{atan2} \) is

\[
\theta_{\text{cross}}(\hat{s}_i, \hat{\vartheta} + \vartheta) = \text{atan2} \left( \sum_{j=1}^{N} s_j \sin(\theta_j - \vartheta_j), \sum_{j=1}^{N} s_j \cos(\theta_j - \vartheta_j) \right). \quad (18)
\]

The equation (18) implies that in order to ensure \( \forall i, \theta_{cross} \left( \sum_{j=1}^{N} s_{ij} e^{j \theta_j} \right) = 0 \), based on the definition of \( \text{atan2} \) (\( x>0 \) is required for \( \text{atan2} \)), \( \forall i, \theta_{ij} \sum_{j=1}^{N} s_{ij} \cos(\theta_j - \vartheta_j) > 0 \) is a necessary condition (not sufficient) for a binary pattern \( \hat{\vartheta} \) to be successfully memorized into the network. In the rest of the paper, we define

\[
\lambda_i = \sum_{j=1}^{N} s_j \cos(\theta_j - \vartheta_j). \quad (19)
\]

Thus, \( \forall i, \lambda_i > 0 \) should hold for every valid memorized pattern. When discussing the dynamics near one of the memorized patterns, we impose a small perturbation \( \vartheta \) to \( \hat{\vartheta} \). Define \( \theta_{ij} = \theta_i - \theta_j \) where \( \theta_i \) is the \( i \)-th element of the perturbation. Then (18) becomes

\[
\theta_{\text{cross}}(\hat{s}_i, \hat{\vartheta} + \vartheta - (\theta_i + \vartheta)) = \text{atan2} \left( \sum_{j=1}^{N} s_j \sin(\theta_j + \vartheta), \sum_{j=1}^{N} s_j \cos(\theta_j + \vartheta) \right). \quad (20)
\]

Around the memorized pattern \( \hat{\vartheta} \), \( \forall i, \sum_{j=1}^{N} s_{ij} \cos(\theta_j - \vartheta_j) > 0 \) holds. According to the definition of \( \text{atan2} \), the dynamics of (15) is

\[
\dot{\vartheta}_i = f_i(\hat{\vartheta} + \vartheta) = k \theta_{\text{cross}}(\hat{s}_i, \hat{\vartheta} + \vartheta - (\theta_i + \vartheta)) = k \cdot \text{atan2} \left( \sum_{j=1}^{N} s_j \sin(\theta_j + \vartheta), \sum_{j=1}^{N} s_j \cos(\theta_j + \vartheta) \right).
\]

The first order derivative of \( f_i \) at \( \hat{\vartheta} \) is

\[
\frac{\partial f_i}{\partial \theta_j} \bigg|_{\theta_j=0} = \frac{\partial}{\partial \theta_j} \left( \text{atan2} \left( \sum_{j=1}^{N} s_j \sin(\theta_j + \vartheta), \sum_{j=1}^{N} s_j \cos(\theta_j + \vartheta) \right) \right) \bigg|_{\theta_j=0} = \left[ \left( \sum_{j=1}^{N} s_j \sin(\theta_j + \vartheta) \right)^2 + \left( \sum_{j=1}^{N} s_j \cos(\theta_j + \vartheta) \right)^2 \right]
\]

Specifically,

\[
\frac{\partial f_i}{\partial \theta_j} \bigg|_{\theta_j=0} = \sum_{j=1}^{N} \frac{s_i \sin(\vartheta_j + \vartheta)}{\sum_{j=1}^{N} s_j \cos(\theta_j + \vartheta)} = \left( \frac{c_i}{\lambda_i} - \frac{\sum_{j=1}^{N} c_j}{\lambda_i} \right). \quad (22)
\]

In (23), we can see that the normalization term \( \lambda_i \) appears in the dynamics which indicates that the proposed ONN processes the input signal in a normalized way.

B. Stability of Memorized Patterns

As far as pattern recognition is concerned, we do not care about the absolute value of the phase of each neuron, what we care about is whether or not the phase relation can correctly converge to the memorized pattern.

Using neuron 1 as reference, we discuss the dynamics w.r.t. the phase difference between each neuron and neuron 1. Define \( y_i = \theta_i - \theta_1 \) and \( y_{ij} = y_i - y_j \). Then \( \tilde{y} = \hat{\vartheta} - \theta_1 \). Additionally, \( \theta_{ij} = (\theta_i - \theta_1) - (\theta_j - \theta_1) = y_i - y_j = y_{ij} \). Note that \( y_1 = 0 \). We get to the dynamics of the system in the form of \( \tilde{y} \):

\[
\dot{y}_i = \dot{\theta}_i = k \left( \sum_{j=1}^{N} \frac{c_j}{\lambda_j} - \frac{c_i}{\lambda_i} \right) y_i - \sum_{j=1}^{N} \frac{c_j}{\lambda_j} y_{ij}. \quad (24)
\]

Since we treat neuron 1 as reference, we have \( y_1 = 0 \), and the degree of freedom of (24) is \( N-1 \). Then

\[
\tilde{y}_i \approx k \left( \sum_{j=1}^{N} \frac{c_j}{\lambda_j} - \frac{c_i}{\lambda_i} \right) y_{ij}, \quad (i=2...N). \quad (25)
\]

The dynamics of the system near the memorized pattern is

\[
\dot{\tilde{y}}_{ij} = \left[ \begin{array}{c} \tilde{y}_2 \\ \vdots \\ \tilde{y}_i \\ \vdots \\ \tilde{y}_N \\ \end{array} \right] \approx k \left[ \begin{array}{cccccc} \frac{c_2}{\lambda_2} - \frac{c_1}{\lambda_1} & \frac{c_3}{\lambda_3} - \frac{c_1}{\lambda_1} & \cdots & \frac{c_N}{\lambda_N} - \frac{c_1}{\lambda_1} \\ \frac{c_2}{\lambda_2} - \frac{c_1}{\lambda_1} & \frac{c_3}{\lambda_3} - \frac{c_1}{\lambda_1} & \cdots & \frac{c_N}{\lambda_N} - \frac{c_1}{\lambda_1} \\ \vdots & \vdots & \ddots & \vdots \\ \frac{c_2}{\lambda_2} - \frac{c_1}{\lambda_1} & \frac{c_3}{\lambda_3} - \frac{c_1}{\lambda_1} & \cdots & \frac{c_N}{\lambda_N} - \frac{c_1}{\lambda_1} \\ \end{array} \right] \tilde{y}_{ij} = kA\tilde{y}_{ij}, \quad (26)
\]
Once we train the system with Hebbian rule, we obtain the synapse matrix and we can compute $A$. For the example of patterns “S” and “7” in Fig. 2, numerical analysis shows that the real part of each eigenvalue of $A$ is negative. Based on stability theory [12], patterns “S” and “7” are therefore both stable equilibria of the proposed ONN system.

C. Robustness against Uniform Transmission Delays

When taking uniform transmission delay $\delta$ into account, the input signal from the view of neuron $i$ is $\sum_{j=1}^{N} s_{ij} e^{i(\theta_j + \delta - \theta_i)}$. The dynamics near the memorized pattern is

$$\dot{\theta}_i = k \theta_{\text{cross}} (\hat{\theta}_i, (\hat{\theta} + \delta \hat{1}) - \hat{\theta} \hat{1}) = k \cdot \text{atan}2(\sum_{j=1}^{N} s_{ij} \sin(\theta_j + \delta), \sum_{j=1}^{N} s_{ij} \cos(\theta_j + \delta)).$$

(27)

Near the memorized pattern, $\forall i, \sum_{j=1}^{N} s_{ij} \cos(\theta_j + \delta) > 0$ still holds. We add a small perturbation $\hat{\theta}$ to $\hat{\theta}^*\hat{1}$, and we have

$$\dot{\theta}_i = k \left[ \frac{\sum_{j=1}^{N} s_{ij} \sin(\theta_j + \delta)}{\sum_{j=1}^{N} s_{ij} \cos(\theta_j + \delta)} \right] + k \delta \hat{\theta}_i.$$

(28)

It is straightforward to check that $\frac{d}{d\delta} \theta_{\text{cross}} = 1$, meaning that near the memorized pattern, $\theta_{\text{cross}}$ has a linear relationship to $\delta$. Now, (28) becomes

$$\dot{\theta}_i = k \left[ \frac{\sum_{j=1}^{N} s_{ij} \sin(\theta_j + \delta)}{\sum_{j=1}^{N} s_{ij} \cos(\theta_j + \delta)} \right] + k \delta \hat{\theta}_i.$$

(29)

The above equation indicates that at the memorized pattern point, all the neurons have the same frequency offset $k\delta$, the system synchronizes at the frequency of $k\delta$. Now, let’s consider the dynamics w.r.t $\hat{\theta}_i$:

$$\dot{\hat{\theta}}_i = \hat{\theta}_i - \hat{\theta}_i = k \left[ \frac{\sum_{j=1}^{N} s_{ij} \sin(\theta_j + \delta)}{\sum_{j=1}^{N} s_{ij} \cos(\theta_j + \delta)} \right] + k \delta - k \left[ \frac{\sum_{j=1}^{N} s_{ij} \sin(\theta_j + \delta)}{\sum_{j=1}^{N} s_{ij} \cos(\theta_j + \delta)} \right] - k \delta$$

$$\approx k \left[ \frac{\sum_{j=1}^{N} \left( \frac{c_j}{s_j} - \frac{c_j}{s_j} \right) y_j}{\sum_{j=1}^{N} s_j} \right] - y_i.$$

The frequency offset $k\delta$ effectively gets cancelled out and the dynamics is not affected by the uniform transmission delays. The dynamics w.r.t $\hat{\theta}_i$ remains unchanged

$$\dot{\hat{\theta}}_i \approx k A\hat{\theta}_i.$$

Therefore, the memorized patterns are also stable equilibria of the system. The proposed ONN is thus robust against uniform transmission delays.

IV. HARDWARE IMPLEMENTATION FOR UNIFORM TRANSMISSION DELAYS

A. Type-II PLL ONN Architecture

The zero-crossing phase detection ONN model can be achieved in hardware through the Type-II PLL ONN architecture. In this architecture, the multiplier in the original system is replaced by D-flip-flop based phase frequency detector (PFD). The output of PFD only contains the phase difference information between the rising zero-crossing points of input signal and feedback signal. Thus, the Type-II PLL ONN is a practical implementation of the proposed model (15).

This architecture is centered around a Type-II PLL, where the phase difference is measured using a digital phase-frequency detector (PFD) based on D-flip-flops. The standard digital circuit of PFD can be built by using two D-flip-flops and an “AND” gate, as shown in Fig. 8. We refer to [13] for detailed design information. The input-output characteristics of the PFD and the integrator following it provide the Type-II PLL with excellent acquisition range and nearly zero phase error when locked.

![Fig. 8 Conceptual structure of the phase-frequency detector (PFD)](image)

The output of the PFD feeds into a charge pump which provides control voltage for VCO.

Other parts of the Type-II PLL include the charge pump combined with a RC loop filter and VCO as detailed in [13]. The simplified structure of the Type-II PLL ONN is shown in Fig. 9.

![Fig. 9 Simplified Type-II PLL ONN using PFD as the phase detector. For simplification, the charge pump and RC filter are included in the “Loop Filter” block.](image)

B. Robustness against Uniform Transmission Delays

We provide the simulation outcomes to compare the proposed Type-II PLL ONN with the original ONN under uniform delay conditions. A Type-II PLL ONN behavioral model with 20 neurons was built with the training patterns in Fig. 2. In the uniform transmission delay testing, Type-II PLL ONN synchronizes whereas the original ONN remains in
clustered states. The uniform transmission delays are set to be \( \delta = 7.2 \) degree in this example.

In the experiment, the delay values are uniformly set and the objective pattern is “S”. The objective pattern along with the synapse matrix determines \( C \) which suggests how many clusters are formed and which neuron belongs to which cluster. Fig. 10 shows the frequency evolution for experiment. The natural frequency decides the initial frequency. We compensate this common frequency mode and only consider the frequency deviation. So when entering evolution stage, all curves start from zero. The initial condition is pattern “S”.

![Fig. 10 Simulation of VCO control voltage over time for experiment with “S” as the objective pattern.](image)

In Fig. 10 (a), the normalization feature in the Type-II PLL removes the frequency difference at the pattern point and the macro effect is the global synchronization. In Fig. 10 (b), the original ONN evolves into clustered state. The cluster distribution precisely matches the property of matrix \( C \). Due to the influence of input amplitude, there is no stable equilibrium near the memorized pattern point.

![Fig. 11 The retrieval of pattern in Type-II PLL ONN with uniform transmission delays.](image)

With uniform transmission delays, the memorized pattern maintains its stability in Type-II PLL ONN as is proven in Section III. (C). In Fig. 11, the Type-II PLL ONN system initializes at a distorted pattern and the correct pattern is retrieved in the simulation. Due to the delay, there is a constant frequency offset for all neurons at the end of the evolution.

V. HARDWARE IMPLEMENTATION FOR RANDOM TRANSMISSION DELAYS

In an actual hardware system, the transmission delays will be non-uniform. Unfortunately, simulations show that under random delays, both proposed and original systems fail to synchronize and instead evolve into clusters. What’s worse, the clustering can be affected by different transmission delays, and therefore changes for different weight patterns and hardware variations. Thus, the unknown and complex phase noise environment in real hardware system makes the ONN performance hard to predict.

To tackle this problem, we develop a technique to ensure uniform transmission delays and make the system much more robust against random transmission delays in real system.

A. Phase Correction Technique

The idea of the phase correction technique is to “snap” the phase shift in the summed signal to a quantized value, such that the transmission delays viewed by each neuron are uniform.

This idea can be implemented using a synchronous comparator clocked at a higher frequency than the neuron output. The D-flip-flop is a typical circuit for such function. The D-flip-flop captures the value of the D-input at a defined portion of the clock cycle (here we choose the rising edge of the clock). The captured value becomes the Q output. At other times, the output Q does not change.

![Fig. 12 Conceptual structure of the phase correction technique with D-flip-flops.](image)

The conceptual design of the phase correction technique is shown in Fig. 12. The summed signals are processed by the D-flip-flop before received by neurons. The clock port (Clk) is hooked up to a high frequency clock. D-flip-flop samples and compares the summed signal at every rising edge of the clock.

![Fig. 13 Timing diagram showing the mechanism of the phase correction technique.](image)

The timing diagram in Fig. 13 illustrates the mechanism of the phase correction technique. Neuron 1 and neuron 2 should be in-phase under ideal condition, but different transmission delays (\( \delta \phi_1 \) and \( \delta \phi_2 \)) distort the phase information in the summed signals. The D-flip-flop samples the summed signal at the second rising edge of the clock and delivers this signal.
to the neuron. The equivalent effect is that each neuron receives the summed signal with uniform transmission delay $\delta_{\text{trans}}$. With uniform transmission delays, synchronization will occur as long as $\delta_{\text{trans}}$ are smaller than the sampling clock period. This allows a system to be designed with clear metrics for guaranteeing synchronization that is not dependent on the synaptic pattern.

B. Proposed Phase Correction Architecture

Here we design an architecture applying the snapping technique to the Type-II PLL ONN.

From the practical view point, we want to simplify the circuit design and minimize the cost of power and the number of components. One request is to avoid the use of on-chip global clock source. In Fig. 14, the local clock phase correction architecture is presented.

![-diagram](image)

**Fig. 14** Local clock phase correction architecture using the local high speed signal of neuron 1 as the global reference clock.

This architecture replaces the global clock source with the local clock of one of the neurons (we choose neuron 1 as an example). Neuron 1 serves as the sampling and quantization reference of the whole network. Different from the previous structure, the PLL here must be equipped with a divider to divide the VCO output by N. Thus, the VCO will operate at high frequency which can be used as the local clock source. $V_{\text{clk1}}$ is the high speed local signal while $V_{1...n}$ are lower-speed signals that contain the phase information in the ONN. $V_{\text{clk1}}$ serves as the global reference clock, and $f_{V_{\text{clk1}}}=Nf_{V_{1...n}}$.

![-diagram](image)

**Fig. 15** Performance of proposed ONN with local clock phase correction structure.

In the experiments, the transmission delays are randomly set (each delay is smaller than 30 degrees in the experiments). The performance of this architecture in one experiment is shown in Fig. 15. We can see that the ONN successfully converges to correct pattern.

VI. CONCLUSION

The major contributions of this paper consist of four aspects. First, the frequency clustering phenomenon in ONNs with transmission delays has been described and explained. Second, a novel ONN architecture has been proposed and studied for mitigation of this phenomenon. The architecture has been shown to be robust against uniform transmission delays. Third, a practical implementation of the proposed ONN model in hardware has been designed and simulated. Finally, a phase correction technique to ensure frequency synchronization as well as the correct phase relation convergence in the presence of random delays has been proposed and demonstrated that will make actual hardware implementation feasible. Our work provides theoretical understanding and practical implementation methods to enable design of ONNs on ICs for statistical information processing.

REFERENCES