

Arjun Ramesh

✉ arjunr2@andrew.cmu.edu

☎ (512)-743-1885

🌐 arjunramesh.me

🔄 [arjunr2](#)

RESEARCH STATEMENT

My research interests encompass **software virtualization** and **debugging** with a strong focus on applications targetting cyber-physical edge systems. With a comprehensive systems background – OS, embedded, compilers, architecture – I am dedicated to enabling robust, usable, and performant software ecosystem design at the edge.

EDUCATION

Carnegie Mellon University	<i>PhD+MS, Electrical & Computer Engineering</i>	<i>GPA: 3.87 Present</i>
The University of Texas at Austin	<i>BS, Electrical & Computer Engineering</i>	<i>GPA: 4.00 Aug 2021</i>

PUBLICATIONS

Empowering WebAssembly with Thin Kernel Interfaces — <i>1st Author</i>	📄 EuroSys '25
Unveiling Heisenbugs with Diversified Execution — <i>1st Author</i>	📄 OOPSLA '25
Silverline: Virtualization and Orchestration of Distributed Systems — <i>1st Author</i>	<i>RTAS '25</i>
Edge Runtime Prediction using Conformal Matrix Completion — <i>2nd Author</i>	<i>MLSys '25</i>

WORK EXPERIENCE

IoT Cloud and Edge Integration Intern — <i>Bosch Research (Pittsburgh, PA)</i>	<i>Jun-Aug 2022</i>
Designed an edge-orchestration framework (Silverline) for real-time industrial automation	
GPU Design Verification Intern — <i>Apple Inc. (Austin, TX)</i>	<i>Jun-Aug 2020</i>
Memory hierarchy testing improvements (speed/coverage); UVM testbenches for M2 Graphics	
CPU Design Verification Intern — <i>Centaur Technology Inc. (Austin, TX)</i>	<i>May-Aug 2019</i>
Memory testing tools for x86/AVX-512 chip and live analysis of CPU exception events	

INVITED TALKS

Unveiling CPS Heisenbugs at Scale	<i>Bosch RDS Tech Colloquium</i>	<i>Oct 2024</i>
Leveraging WebAssembly as a Debugging Target	<i>Wasm Research Day</i>	<i>Jun 2024</i>
Giving the Cloud an Edge with WebAssembly	<i>Wasm Research Day (with T. Huang)</i>	<i>Oct 2022</i>

HONORS AND SCHOLARSHIPS

Charles W. and Margaret A. Tolbert Scholarship	<i>High Merit in Engineering</i>	<i>Fall '20</i>
Centaur Technology Scholarship	<i>Summer 2019 Internship Package</i>	<i>Fall '19</i>
Ray Fisher Memorial Scholarship	<i>High Merit University-Wide</i>	<i>Fall '19</i>
UT Austin University Honors	<i>Exemplary GPA (4.0) standing</i>	<i>Fall '17 - Spr '20</i>

TECHNICAL PROJECTS

RISC-V CPU Design and ISA Extension — <i>UT Austin (Capstone)</i>	<i>Apr 2021</i>
Out-of-order RISC-V CPU with custom extensions to accelerate hashsets and graph search	🗣 Talk 📄 Github
The JASP Cellular Phone — <i>UT Austin (445L Class)</i>	<i>Dec 2019</i>
Cellphone designed from scratch with call+text capability; Won 1 st place in project showcase	📄 Github
RTOS Design on Bare-Metal Microcontroller — <i>UT Austin (445M Class)</i>	<i>Apr 2020</i>
Fully featured with process loading, priority scheduling, FAT filesystem, and wireless RPCs	🗣 Talk