Arjun Ramesh

✓ arjunr2@andrew.cmu.edu

\$ (512)-743-1885

i arjunramesh.me

RESEARCH STATEMENT

My research interests encompass **software virtualization** and **debugging** with a strong focus on applications targetting cyber-physical edge systems. With a comprehensive systems background – OS, embedded, compilers, architecture – I am dedicated to enabling robust, usable, and performant software ecosystem design at the edge.

EDUCATION

Carnegie Mellon University The University of Texas at Austin	PhD+MS, Electrical BS, Electrical & Com	ජ Computer Engineering puter Engineering	GPA: 3.87 Present GPA: 4.00 Aug 2021
PUBLICATIONS			
Empowering WebAssembly with Th	nin Kernel Interfaces	— 1 st Author	EuroSys '25
Unveiling Heisenbugs with Diversif	ied Execution — $r^{st} A$	uthor	OOPSLA '25
Silverline: Virtualization and Orche	stration of Distribut	ed Systems — <i>rst Author</i>	RTAS '25
Edge Runtime Prediction using Con	nformal Matrix Com	pletion — 2 ^{na} Author	MLSys '25
WORK EXPERIENCE			
IoT Cloud and Edge Integration Int Designed an edge-orchestration frame	e rn — <i>Bosch Researc</i> work (Silverline) for re	<i>h (Pittsburgh, PA)</i> al-time industrial automation	Jun-Aug 2022
GPU Design Verification Intern — <i>Apple Inc. (Austin, TX)</i> Memory hierarchy testing improvements (speed/coverage); UVM testbenches for M ₂ Graphics			Jun-Aug 2020 cs
CPU Design Verification Intern — Memory testing tools for x86/AVX-512	<i>Centaur Technology I</i> chip and live analysis	<i>nc. (Austin, TX)</i> of CPU exception events	May-Aug 2019
INVITED TALKS			
Unveiling CPS Heisenbugs at Scale	Boso	h RDS Tech Colloquium	Oct 2024
Leveraging WebAssembly as a Debu	gging Target Wa	sm Research Day	Jun 2024
Giving the Cloud an Edge with Web	Assembly Wa	sm Research Day (with T. Huang	<i>Oct 2022</i>
HONORS AND SCHOLARSHIPS			
Charles W. and Margaret A. Tolbert	: Scholarship Hig	h Merit in Engineering	Fall '20
Centaur Technology Scholarship	Sun	nmer 2019 Internship Package	Fall '19
Ray Fisher Memorial Scholarship	Hig	h Merit University-Wide	Fall '19
UT Austin University Honors	Exe	mplary GPA (4.0) standing	Fall '17 - Spr '20
TECHNICAL PROJECTS			
RISC-V CPU Design and ISA Exter	nsion — UT Austin (Capstone)	Apr 2021
Out-of-order RISC-V CPU with custo	om extensions to accele	erate hashsets and graph search	Talk Github
The JASP Cellular Phone – UTA	ustin (445L Class)		Dec 2019
Cellphone designed from scratch with call+text capability; Won 1 st place in project showcase			O Github
RTOS Design on Bare-Metal Micro	controller — UTAu	stin (445M Class)	Apr 2020
Fully featured with process loading, pr	iority scheduling, FAT	filesystem, and wireless RPCs	Talk