


Cache structure

example 164B, 2^{14} B, 4-way set associative cache

address (byte-wise)



LRU replacement

- explain cache misses (compulsory, capacity, conflict)
- accessing a vector in unit stride
- " " in 2-power stride
- 1 datum \rightarrow 8 slots in cache, $\frac{4}{8}$ CR's for vector length n
- accessing a 2D-array
 - C
 - Fortran