DC Parametrized Piecewise Function Transistor Models for Bipolar and MOS Logic Stage Delay Evaluation
D. Holberg, S. Dutta and L.T. Pillage, “DC Parametrized Piecewise Function Transistor Models for Bipolar and MOS Logic Stage Delay Evaluation”, Proceedings IEEE International Conference on Computer-Aided Design, November 1990.
