Fundamental Bounds on the Interconnect Complexity of Decoder Implementations

... towards a theory of "green" communication

Pulkit Grover

with Anant Sahai, Jan Rabaey

Wireless Foundations and Berkeley Wireless Research Center, UC Berkeley

CISS, Johns Hopkins University, 24 March 2011

Where is power consumed in a communication system?

Where is power consumed in a communication system?



Where is power consumed in a communication system?



System designer's abstraction:



Where is power consumed in a communication system?



System designer's abstraction:



Empirical observation: decoding power > transmit power at short distances!

Empirical observation: decoding power > transmit power at short distances! "theoretical" verification:

Empirical observation: decoding power > transmit power at short distances!

"theoretical" verification:



Empirical observation: decoding power > transmit power at short distances!

"theoretical" verification:



Empirical observation: decoding power > transmit power at short distances!

"theoretical" verification:







1. How do we build power-efficient communication systems?

- understanding processing/decoding power



- understanding processing/decoding power
- 2. "VLSI model" of decoding computation



- understanding processing/decoding power
- 2. "VLSI model" of decoding computation
- 3. Decoding power model: "Wire model"



- understanding processing/decoding power
- 2. "VLSI model" of decoding computation
- 3. Decoding power model: "Wire model"
 - do not operate too close to capacity!



- 1. How do we build power-efficient communication systems?
 - understanding processing/decoding power
- 2. "VLSI model" of decoding computation
- 3. Decoding power model: "Wire model"
 - do not operate too close to capacity!
 - design codes for just the required performance (no better!)



1. How do we build power-efficient communication systems?

- understanding processing/decoding power
- 2. "VLSI model" of decoding computation
- 3. Decoding power model: "Wire model"
 - do not operate too close to capacity!
 - design codes for just the required performance (no better!)

4. Can more complex nodes help?













Is attaining Shannon capacity still the goal?

Comm

Since 1948: Minimize transmit power

Comm

Since 1948: Minimize transmit power

Fundamental limit:

$$C = \frac{W}{2} \log \left(1 + \frac{\eta P_T}{N} \right)$$

Comm

Since 1948: Minimize transmit power

Fundamental limit:

$$C = \frac{W}{2} \log \left(1 + \underbrace{\eta P_T}{N} \right)$$
Path loss

Comm

Since 1948: Minimize transmit power

Fundamental limit:

$$C = \frac{W}{2} \log \left(1 + \frac{\eta P_T}{N} \right)$$
Path loss

Comm

Since 1948: Minimize transmit power

Fundamental limit:

$$C = \frac{W}{2} \log \left(1 + \frac{\eta P_T}{N} \right)$$
Path loss

Absolute fundamental limit: kT ln(2) [von Neumann, Shannon, Landauer]

Decoding circuits Since 1947: Minimize computation power

Comm

Since 1948: Minimize transmit power

Fundamental limit:

$$C = \frac{W}{2} \log \left(1 + \frac{\eta P_T}{N} \right)$$
Path loss

Absolute fundamental limit: kT ln(2) [von Neumann, Shannon, Landauer] Absolute fundamental limit: kT ln(2) [von Neumann, Shannon, Landauer]

Decoding circuits

Since 1947:

Minimize computation power

Comm

Since 1948: Minimize transmit power

Fundamental limit:

$$C = \frac{W}{2} \log \left(1 + \frac{\eta P_T}{N} \right)$$
Path loss

Absolute fundamental limit: kT ln(2) [von Neumann, Shannon, Landauer] Decoding circuits Since 1947: Minimize computation power

??

Comm

Since 1948: Minimize transmit power

Fundamental limit:

$$C = \frac{W}{2} \log \left(1 + \frac{\eta P_T}{N} \right)$$
$$C = 1 - h_b(p)$$
 Path loss

Absolute fundamental limit: kT ln(2) [von Neumann, Shannon, Landauer] Decoding circuits Since 1947: Minimize computation power

??

Comm

Since 1948: Minimize transmit power

Fundamental limit:

$$C = \frac{W}{2} \log \left(1 + \frac{\eta P_T}{N} \right)$$

$$C = 1 - h_b(p)$$
Path loss

$$C = 1 - \epsilon$$

Absolute fundamental limit: kT ln(2) [von Neumann, Shannon, Landauer] Decoding circuits Since 1947: Minimize computation power

??

Main difficulty in finding fundamental limits to decoding power



Main difficulty in finding fundamental limits to decoding power


Main difficulty in finding fundamental limits to decoding power



Main difficulty in finding fundamental limits to decoding power



Just as we have channel models to understand transmit power, we need models of decoding implementation to understand decoding power

models of decoding implementation to understand decoding power 1/55

Talk outline

1. How do we build power-efficient communication systems?

- understanding processing/decoding power
- 2. "VLSI model" of decoding computation
- 3. Decoding power model: "Wire model"
 - design codes for just the required performance (no better!)

4. Can more complex nodes help?



VLSI model of decoding implementation

A message-passing decoder



VLSI model of decoding implementation

A message-passing decoder



VLSI abstraction of a fullyparallel decoder implementation



VLSI model of decoding implementation

A message-passing decoder



VLSI abstraction of a fullyparallel decoder implementation



At each "iteration," each node exchanges messages with all neighbors 9/22

Talk outline

1. How do we build power-efficient communication systems?

- understanding processing/decoding power

2. A "VLSI model" of decoding computation

3. Decoding power model: "Wire model"

- do not operate too close to capacity!
- design codes for just the required performance (no better!)

4. Can more complex nodes help?



Models of power consumption



Models of power consumption



Power consumption increases linearly with the wire-length

Models of power consumption



Interconnect (wire) power : dominant sink of dynamic power microprocessors, FPGAs, ASICs etc.



Power consumption increases linearly with the wire-length







Power consumption increases with wire-length



Power consumption increases with wire-length



Power consumption increases with wire-length

Wire-power > computational node power for simple node computations



Power consumption increases with wire-length

Wire-power > computational node power for simple node computations

Need decoders with short wires!



















Neighborhood size: exponential in girth Area: square of (longest wire x girth)



Neighborhood size: exponential in girth Area: square of (longest wire x girth)



Neighborhood size: exponential in girth Area: square of (longest wire x girth)

Theorem [Grover, Sahai '11]

$$W_{\max} \ge \frac{\sqrt{A_{node}}}{\sqrt{\pi} \left(\frac{g}{2} - 1\right)} \left((d_v - 1)^{\lfloor \frac{g}{4} - \frac{1}{2} \rfloor} (d_c - 1)^{\lfloor \frac{g}{4} - \frac{3}{4} \rfloor} \right)$$






















Wire model: $P_{decoding} \propto iter \times W_{max}$

14/22

$$P_{total} = \min_{P_T} P_T + P_{decoding}$$













short wires: by small block-lengths?

short wires: by small block-lengths?

short wires: by small block-lengths?

LDPCs with small block-lengths, large girth [Gallager '63][Furedi et al. '95] [Grover, Sahai '11]

short wires: by small block-lengths?

short wires: by small block-lengths?



short wires: by small block-lengths?



short wires: by small block-lengths?



short wires: by small block-lengths?





short wires: by small block-lengths?



Achievability: code constructions for an "upper bound"



Longest wire in our model (with Mahattan wiring)

Achievability: code constructions for an "upper bound"



Longest wire in our model (with Mahattan wiring)

Theorem [Grover, Sahai CISS'11] There exist (d_v, d_c) -regular LDPC codes such that $W_{max} \leq 4 \left(\sqrt{2(d_v + d_c)d_v d_c q^{\frac{3}{4}g_{code} - a}} + 1 \right) \sqrt{\frac{A_{node}}{\pi}}$ $t \times W_{max} = O\left(\left(\log \frac{1}{P_e} \right)^{\zeta} \right)$

17/22

Talk outline

1. How do we build power-efficient communication systems?

- understanding processing/decoding power

2. A "VLSI model" of decoding computation

3. Decoding power model: "Wire model"

- do not operate too close to capacity!
- design codes for just the required performance (no better!)

4. Can more complex nodes help?



Models of power consumption



Power consumption increases linearly with the wire-length

Models of power consumption



Each node consumes fixed power per iteration

Power consumption increases linearly with the wire-length





















* precise result for any P_e and any gap appears in [Grover, Woyach, Sahai '11] $^{20/22}$



... for any code, and any message-passing algorithm

* precise result for any P_e and any gap appears in [Grover, Woyach, Sahai '11] $^{20/22}$

Node model: Fundamental bounds on total power

"Node model": Every node consumes constant energy per iteration

$$\frac{P_{total}}{P_T} = \min_{P_T} P_T + P_{decoding}$$








• Decoding power can be large

- Decoding power can be large
- VLSI model of decoding implementation



- Decoding power can be large
- VLSI model of decoding implementation
- "Wire/Node model"



- Decoding power can be large
- VLSI model of decoding implementation
- "Wire/Node model"
 - stay away from capacity!



- Decoding power can be large
- VLSI model of decoding implementation
- "Wire/Node model"
 - stay away from capacity!
 - design codes/decoders for just the required performance (no better!)



- Decoding power can be large
- VLSI model of decoding implementation
- "Wire/Node model"
 - stay away from capacity!



- design codes/decoders for just the required performance (no better!)
- Other architectures? (e.g. not fully parallel, memory access, sleeping nodes?)

- Decoding power can be large
- VLSI model of decoding implementation
- "Wire/Node model"
 - stay away from capacity!



- design codes/decoders for just the required performance (no better!)
- Other architectures? (e.g. not fully parallel, memory access, sleeping nodes?)
- Multiple users, equalization, ADC?

- Decoding power can be large
- VLSI model of decoding implementation
- "Wire/Node model"
 - stay away from capacity!



- design codes/decoders for just the required performance (no better!)
- Other architectures? (e.g. not fully parallel, memory access, sleeping nodes?)
- Multiple users, equalization, ADC?

Handouts/papers/summary: <u>http://www.eecs.berkeley.edu/~pulkit</u>

23/22











Traditional picture: Waterfall



$$P \propto \frac{1}{2}$$
Capacitance $\times V^2 \times t$





Capacitance \propto Wire length



Capacitance \propto Wire length

Thus, $P \propto t \times \text{Wire length}$

Ongoing work

- Multiuser setups:
 - broadcast [Grover, Sahai ISIT '09]
 - collection of point-to-point links [Grover, Woyach, Sahai JSAC '11]
- Accounting for receiver power beyond just the decoding power
 - ADC, equalizer, etc. Understanding various tradeoffs. [ongoing with Nikolic, Park]

Reducing power consumption: Option 2: "black-box" abstractions for processing power



The Tx and Rx consume a fixed amount of power when "on"

[Cui, Goldsmith Bahai] [Massaad, Medard, Zheng] [Prabhakaran]

Reducing power consumption: Option 2: "black-box" abstractions for processing power



The Tx and Rx consume a fixed amount of power when "on" [Cui, Goldsmith Bahai] [Massaad, Medard, Zheng]

[Prabhakaran]

upshot: bursty transmissions ("go to sleep")

Comm

Optimize performance

Comm

Optimize performance

Circuits

Minimize wire lengths

Comm

Optimize performance

Circuits

Minimize wire lengths

Theorem [Grover, Sahai '11] For a regular (c,d)-LDPC code $W_{max} \ge \frac{\sqrt{A_{node}}}{\sqrt{\pi} \left(\frac{g}{2} - 1\right)} \left((d_v - 1)^{\lfloor \frac{g}{4} - \frac{1}{2} \rfloor} (d_c - 1)^{\lfloor \frac{g}{4} - \frac{3}{4} \rfloor} \right)$

Comm

Optimize performance

Circuits

Minimize wire lengths

Theorem [Grover, Sahai '11] For a regular (c,d)-LDPC code $W_{max} \ge \frac{\sqrt{A_{node}}}{\sqrt{\pi} \left(\frac{g}{2} - 1\right)} \left((d_v - 1)^{\lfloor \frac{g}{4} - \frac{1}{2} \rfloor} (d_c - 1)^{\lfloor \frac{g}{4} - \frac{3}{4} \rfloor} \right)$



Comm

Optimize performance

Circuits

Minimize wire lengths

Theorem [Grover, Sahai '11] For a regular (c,d)-LDPC code $W_{max} \ge \frac{\sqrt{A_{node}}}{\sqrt{\pi} \left(\frac{g}{2} - 1\right)} \left((d_v - 1)^{\lfloor \frac{g}{4} - \frac{1}{2} \rfloor} (d_c - 1)^{\lfloor \frac{g}{4} - \frac{3}{4} \rfloor} \right)$



