#### RAIDR: Retention-Aware Intelligent DRAM Refresh

Jamie Liu Ben Jaiyen Richard Veras Onur Mutlu

**SAFARI** Carnegie Mellon University

 DRAM requires periodic refresh to avoid data loss due to capacitor charge leakage

- DRAM requires periodic refresh to avoid data loss due to capacitor charge leakage
- Refresh operations interfere with memory accesses and waste energy

- DRAM requires periodic refresh to avoid data loss due to capacitor charge leakage
- Refresh operations interfere with memory accesses and waste energy
- Refresh overhead limits DRAM scaling

- DRAM requires periodic refresh to avoid data loss due to capacitor charge leakage
- Refresh operations interfere with memory accesses and waste energy
- Refresh overhead limits DRAM scaling
- Observation: High refresh rate caused by few weak DRAM cells

- DRAM requires periodic refresh to avoid data loss due to capacitor charge leakage
- Refresh operations interfere with memory accesses and waste energy
- Refresh overhead limits DRAM scaling
- Observation: High refresh rate caused by few weak DRAM cells
- Problem: All cells refreshed at the same high rate

- DRAM requires periodic refresh to avoid data loss due to capacitor charge leakage
- Refresh operations interfere with memory accesses and waste energy
- Refresh overhead limits DRAM scaling
- Observation: High refresh rate caused by few weak DRAM cells
- Problem: All cells refreshed at the same high rate
- Idea: RAIDR decreases refresh rate for most DRAM cells while refreshing weak cells at a higher rate

- DRAM requires periodic refresh to avoid data loss due to capacitor charge leakage
- Refresh operations interfere with memory accesses and waste energy
- Refresh overhead limits DRAM scaling
- Observation: High refresh rate caused by few weak DRAM cells
- Problem: All cells refreshed at the same high rate
- Idea: RAIDR decreases refresh rate for most DRAM cells while refreshing weak cells at a higher rate
  - Group parts of DRAM into different bins depending on their required refresh rate


- DRAM requires periodic refresh to avoid data loss due to capacitor charge leakage
- Refresh operations interfere with memory accesses and waste energy
- Refresh overhead limits DRAM scaling
- Observation: High refresh rate caused by few weak DRAM cells
- Problem: All cells refreshed at the same high rate
- Idea: RAIDR decreases refresh rate for most DRAM cells while refreshing weak cells at a higher rate
  - Group parts of DRAM into different bins depending on their required refresh rate
    - Use Bloom filters for scalable and efficient binning


- DRAM requires periodic refresh to avoid data loss due to capacitor charge leakage
- Refresh operations interfere with memory accesses and waste energy
- Refresh overhead limits DRAM scaling
- Observation: High refresh rate caused by few weak DRAM cells
- Problem: All cells refreshed at the same high rate
- Idea: RAIDR decreases refresh rate for most DRAM cells while refreshing weak cells at a higher rate
  - Group parts of DRAM into different bins depending on their required refresh rate
    - Use Bloom filters for scalable and efficient binning
  - Refresh each bin at the minimum rate needed


- DRAM requires periodic refresh to avoid data loss due to capacitor charge leakage
- Refresh operations interfere with memory accesses and waste energy
- Refresh overhead limits DRAM scaling
- Observation: High refresh rate caused by few weak DRAM cells
- Problem: All cells refreshed at the same high rate
- Idea: RAIDR decreases refresh rate for most DRAM cells while refreshing weak cells at a higher rate
  - Group parts of DRAM into different bins depending on their required refresh rate
    - Use Bloom filters for scalable and efficient binning
  - Refresh each bin at the minimum rate needed
- RAIDR reduces refreshes significantly with low overhead in the memory controller


### Outline


- Executive Summary
- Background & Motivation
- ► Key Observation & Our Mechanism: RAIDR
- Evaluation
- Conclusion


























#### Refresh Overhead: Performance




#### Refresh Overhead: Performance




#### Refresh Overhead: Performance




### Refresh Overhead: Energy



# Refresh Overhead: Energy





# Refresh Overhead: Energy




### Outline

- Executive Summary
- Background & Motivation
- ► Key Observation & Our Mechanism: RAIDR
- Evaluation
- Conclusion







 Key observation: Most cells can be refreshed infrequently without losing data [Kim+, EDL '09]




 Key observation: Most cells can be refreshed infrequently without losing data [Kim+, EDL '09]



 Key observation: Most cells can be refreshed infrequently without losing data [Kim+, EDL '09]



- Key observation: Most cells can be refreshed infrequently without losing data [Kim+, EDL '09]
- Problem: All cells are refreshed at the same worst-case rate



- Key observation: Most cells can be refreshed infrequently without losing data [Kim+, EDL '09]
- Problem: All cells are refreshed at the same worst-case rate
- Key idea: refresh rows containing weak cells more frequently; refresh other rows less frequently

### Retention-Aware Intelligent DRAM Refresh

- 1. Profiling
  - Determine each row's retention time (how frequently each row needs to be refreshed to avoid losing data)

### Retention-Aware Intelligent DRAM Refresh

- 1. Profiling
  - Determine each row's retention time (how frequently each row needs to be refreshed to avoid losing data)
- 2. Binning
  - Group rows into different retention time bins based on their retention time

### Retention-Aware Intelligent DRAM Refresh

- 1. Profiling
  - Determine each row's retention time (how frequently each row needs to be refreshed to avoid losing data)
- 2. Binning
  - Group rows into different retention time bins based on their retention time
- 3. Refreshing
  - Refresh rows in different bins at different rates

### Retention-Aware Intelligent DRAM Refresh

- 1. Profiling
  - Determine each row's retention time (how frequently each row needs to be refreshed to avoid losing data)
- 2. Binning
  - Group rows into different retention time bins based on their retention time
- 3. Refreshing
  - Refresh rows in different bins at different rates

To profile a row:

- ► To profile a row:
  - 1. Write data to the row

- ► To profile a row:
  - 1. Write data to the row
  - 2. Prevent it from being refreshed

- ► To profile a row:
  - 1. Write data to the row
  - 2. Prevent it from being refreshed
  - 3. Measure time before data corruption

- To profile a row:
  - 1. Write data to the row
  - 2. Prevent it from being refreshed
  - 3. Measure time before data corruption

Row 1 Row 2 Row 3 Initially 1111111... 1111111...

- ► To profile a row:
  - 1. Write data to the row
  - 2. Prevent it from being refreshed
  - 3. Measure time before data corruption

	Row 1	Row 2	Row 3
Initially	11111111	11111111	11111111
After 64 ms	111111111	11111111	11111111

- ► To profile a row:
  - 1. Write data to the row
  - 2. Prevent it from being refreshed
  - 3. Measure time before data corruption

	Row 1	Row 2	Row 3
Initially	111111111	11111111	11111111
After 64 ms	111111111	11111111	11111111
After 128 ms	11 <mark>0</mark> 11111	11111111	11111111

- ► To profile a row:
  - 1. Write data to the row
  - 2. Prevent it from being refreshed
  - 3. Measure time before data corruption

	Row 1	Row 2	Row 3
Initially	111111111	11111111	11111111
After 64 ms	111111111	11111111	11111111
After 128 ms	11 <mark>0</mark> 11111	111111111	111111111
	(64–128ms)		

- ► To profile a row:
  - 1. Write data to the row
  - 2. Prevent it from being refreshed
  - 3. Measure time before data corruption

	Row 1	Row 2	Row 3
Initially	11111111	11111111	11111111
After 64 ms	11111111	11111111	11111111
After 128 ms	11 <mark>0</mark> 11111 (64–128ms)	111111111	111111111
After 256 ms		11111 <mark>0</mark> 11	11111111

- ► To profile a row:
  - 1. Write data to the row
  - 2. Prevent it from being refreshed
  - 3. Measure time before data corruption

	Row 1	Row 2	Row 3
Initially	111111111	11111111	11111111
After 64 ms	11111111	11111111	11111111
After 128 ms	11 <mark>0</mark> 11111	11111111	11111111
	(64–128ms)		
After 256 ms		11111 <mark>0</mark> 11	11111111
		(128-256ms)	(>256ms)

### Retention-Aware Intelligent DRAM Refresh

- 1. Profiling
  - Determine each row's retention time (how frequently each row needs to be refreshed to avoid losing data)
- 2. Binning
  - Group rows into different retention time bins based on their retention time
- 3. Refreshing
  - Refresh rows in different bins at different rates

# 2 Grouping Rows Into Retention Time Bins

 Rows are grouped into different bins based on their profiled retention time

### 2 Grouping Rows Into Retention Time Bins

 Rows are grouped into different bins based on their profiled retention time




- 2 Grouping Rows Into Retention Time Bins
- Rows are grouped into different bins based on their profiled retention time




### 2 Grouping Rows Into Retention Time Bins

 Rows are grouped into different bins based on their profiled retention time




- 2 Grouping Rows Into Retention Time Bins
- Rows are grouped into different bins based on their profiled retention time



Store bins using Bloom filters [Bloom, CACM '70]

Example with 64-128ms bin:




Hash function 1

Hash function 2

Hash function 3

RAIDR: Retention-Aware Intelligent DRAM Refresh

Example with 64-128ms bin:





Hash function 1


Hash function 2


Hash function 3


Insert Row 1
























Example with 64-128ms bin:




Hash function 1


Hash function 2


Hash function 3

Row 2 present?


RAIDR: Retention-Aware Intelligent DRAM Refresh























### Bloom Filters: Key Characteristics

 False positives: a row may be declared present in the Bloom filter even if it was never inserted

- False positives: a row may be declared present in the Bloom filter even if it was never inserted
  - Not a problem: Rows may be refreshed more frequently than needed

- False positives: a row may be declared present in the Bloom filter even if it was never inserted
  - Not a problem: Rows may be refreshed more frequently than needed
- No false negatives: a row will always be declared present in the Bloom filter if it was inserted

- False positives: a row may be declared present in the Bloom filter even if it was never inserted
  - Not a problem: Rows may be refreshed more frequently than needed
- No false negatives: a row will always be declared present in the Bloom filter if it was inserted
  - No correctness problems: Rows are never refreshed less frequently than needed

- False positives: a row may be declared present in the Bloom filter even if it was never inserted
  - Not a problem: Rows may be refreshed more frequently than needed
- No false negatives: a row will always be declared present in the Bloom filter if it was inserted
  - No correctness problems: Rows are never refreshed less frequently than needed
- No overflow: any number of rows may be inserted into a Bloom filter

- False positives: a row may be declared present in the Bloom filter even if it was never inserted
  - Not a problem: Rows may be refreshed more frequently than needed
- No false negatives: a row will always be declared present in the Bloom filter if it was inserted
  - No correctness problems: Rows are never refreshed less frequently than needed
- No overflow: any number of rows may be inserted into a Bloom filter
  - Scalable: contrast with straightforward table implementation


- False positives: a row may be declared present in the Bloom filter even if it was never inserted
  - Not a problem: Rows may be refreshed more frequently than needed
- No false negatives: a row will always be declared present in the Bloom filter if it was inserted
  - No correctness problems: Rows are never refreshed less frequently than needed
- No overflow: any number of rows may be inserted into a Bloom filter
  - Scalable: contrast with straightforward table implementation
- Bloom filters allow implementation of retention time bins with low hardware overhead

- False positives: a row may be declared present in the Bloom filter even if it was never inserted
  - Not a problem: Rows may be refreshed more frequently than needed
- No false negatives: a row will always be declared present in the Bloom filter if it was inserted
  - No correctness problems: Rows are never refreshed less frequently than needed
- No overflow: any number of rows may be inserted into a Bloom filter
  - Scalable: contrast with straightforward table implementation
- Bloom filters allow implementation of retention time bins with low hardware overhead
  - 1.25 KB storage overhead (2 Bloom filters) for 32 GB DRAM system

### Retention-Aware Intelligent DRAM Refresh

- 1. Profiling
  - Determine each row's retention time (how frequently each row needs to be refreshed to avoid losing data)
- 2. Binning
  - Group rows into different retention time bins based on their retention time
- 3. Refreshing
  - Refresh rows in different bins at different rates

# 3 Refreshing Rows at Different Rates



 Change in temperature causes retention time of all cells to change by a uniform and predictable factor

- Change in temperature causes retention time of all cells to change by a uniform and predictable factor
- Refresh rate scaling: increase the refresh rate for all rows uniformly, depending on the temperature

- Change in temperature causes retention time of all cells to change by a uniform and predictable factor
- Refresh rate scaling: increase the refresh rate for all rows uniformly, depending on the temperature
- Implementation: counter with programmable period

- Change in temperature causes retention time of all cells to change by a uniform and predictable factor
- Refresh rate scaling: increase the refresh rate for all rows uniformly, depending on the temperature
- Implementation: counter with programmable period
  - Lower temperature  $\Rightarrow$  longer period  $\Rightarrow$  less frequent refreshes

- Change in temperature causes retention time of all cells to change by a uniform and predictable factor
- Refresh rate scaling: increase the refresh rate for all rows uniformly, depending on the temperature
- Implementation: counter with programmable period
  - Lower temperature  $\Rightarrow$  longer period  $\Rightarrow$  less frequent refreshes
  - ► Higher temperature ⇒ shorter period ⇒ more frequent refreshes

#### Outline

- Executive Summary
- Background & Motivation
- ► Key Observation & Our Mechanism: RAIDR
- Evaluation
- Conclusion

#### Methodology

- ▶ 8-core, 4 GHz, 512 KB 16-way private cache per core
- ► 32 GB DDR3 DRAM system (2 channels, 4 ranks/channel)
- ► 1.25 KB storage overhead for 2 Bloom filters
- Extended temperature range (85–95°C) characteristic of server environments
- SPEC CPU2006, TPC-C, TPC-H benchmarks in 8-core multiprogrammed workloads
  - Benchmarks categorized by memory intensity (LLC misses per 1000 instructions)
  - Workloads categorized by fraction of memory-intensive benchmarks
  - 32 workloads per category, 5 workload categories


- ► Auto-refresh [DDR3, LPDDR2, ...]:
  - Memory controller periodically sends auto-refresh commands
  - DRAM devices refresh many rows on each command
  - Baseline typical in modern systems
  - All rows refreshed at same rate

- ► Auto-refresh [DDR3, LPDDR2, ...]:
  - Memory controller periodically sends auto-refresh commands
  - DRAM devices refresh many rows on each command
  - Baseline typical in modern systems
  - All rows refreshed at same rate
- Distributed refresh:
  - Memory controller refreshes each row individually by sending activate and precharge commands to DRAM
  - All rows refreshed at same rate


- ► Auto-refresh [DDR3, LPDDR2, ...]:
  - Memory controller periodically sends auto-refresh commands
  - DRAM devices refresh many rows on each command
  - Baseline typical in modern systems
  - All rows refreshed at same rate
- Distributed refresh:
  - Memory controller refreshes each row individually by sending activate and precharge commands to DRAM
  - All rows refreshed at same rate
- Smart Refresh [Ghosh+, MICRO '07]:
  - Memory controller refreshes each row individually
  - Refreshes to recently activated rows are skipped
  - Requires programs to activate many rows to be effective
  - Very high storage overhead (1.5 MB for 32 GB DRAM)

- ► Auto-refresh [DDR3, LPDDR2, ...]:
  - Memory controller periodically sends auto-refresh commands
  - DRAM devices refresh many rows on each command
  - Baseline typical in modern systems
  - All rows refreshed at same rate
- Distributed refresh:
  - Memory controller refreshes each row individually by sending activate and precharge commands to DRAM
  - All rows refreshed at same rate
- Smart Refresh [Ghosh+, MICRO '07]:
  - Memory controller refreshes each row individually
  - Refreshes to recently activated rows are skipped
  - Requires programs to activate many rows to be effective
  - Very high storage overhead (1.5 MB for 32 GB DRAM)
- No refresh (ideal)


### Refresh Operations Performed (32 GB DRAM)




### Refresh Operations Performed (32 GB DRAM)




#### Performance




#### Performance




#### Performance




# DRAM Energy Efficiency




# DRAM Energy Efficiency




# DRAM Energy Efficiency




#### DRAM Device Capacity Scaling: Performance




#### DRAM Device Capacity Scaling: Performance



### DRAM Device Capacity Scaling: Energy



### DRAM Device Capacity Scaling: Energy



#### Outline

- Executive Summary
- Background & Motivation
- ► Key Observation & Our Mechanism: RAIDR
- Evaluation
- Conclusion

### Conclusion

 Refresh is an energy and performance problem that is becoming increasingly significant in DRAM systems

# Conclusion

- Refresh is an energy and performance problem that is becoming increasingly significant in DRAM systems
  - Refresh limits DRAM scaling

## Conclusion

- Refresh is an energy and performance problem that is becoming increasingly significant in DRAM systems
  - Refresh limits DRAM scaling
- High refresh rate is caused by a small number of problematic cells

- Refresh is an energy and performance problem that is becoming increasingly significant in DRAM systems
  - Refresh limits DRAM scaling
- High refresh rate is caused by a small number of problematic cells
- RAIDR groups rows into bins and refreshes rows in different bins at different rates

- Refresh is an energy and performance problem that is becoming increasingly significant in DRAM systems
  - Refresh limits DRAM scaling
- High refresh rate is caused by a small number of problematic cells
- RAIDR groups rows into bins and refreshes rows in different bins at different rates
  - Uses Bloom filters for scalable and efficient binning

- Refresh is an energy and performance problem that is becoming increasingly significant in DRAM systems
  - Refresh limits DRAM scaling
- High refresh rate is caused by a small number of problematic cells
- RAIDR groups rows into bins and refreshes rows in different bins at different rates
  - Uses Bloom filters for scalable and efficient binning
- 74.6% refresh reduction, 8.6% performance improvement, 16.1% DRAM energy reduction at 1.25 KB overhead

- Refresh is an energy and performance problem that is becoming increasingly significant in DRAM systems
  - Refresh limits DRAM scaling
- High refresh rate is caused by a small number of problematic cells
- RAIDR groups rows into bins and refreshes rows in different bins at different rates
  - Uses Bloom filters for scalable and efficient binning
- 74.6% refresh reduction, 8.6% performance improvement, 16.1% DRAM energy reduction at 1.25 KB overhead
- ► RAIDR's benefits improve with increasing DRAM density


- Refresh is an energy and performance problem that is becoming increasingly significant in DRAM systems
  - Refresh limits DRAM scaling
- High refresh rate is caused by a small number of problematic cells
- RAIDR groups rows into bins and refreshes rows in different bins at different rates
  - Uses Bloom filters for scalable and efficient binning
- 74.6% refresh reduction, 8.6% performance improvement, 16.1% DRAM energy reduction at 1.25 KB overhead
- RAIDR's benefits improve with increasing DRAM density
  - Enables better DRAM scaling

#### RAIDR: Retention-Aware Intelligent DRAM Refresh


Jamie Liu Ben Jaiyen Richard Veras Onur Mutlu


**SAFARI** Carnegie Mellon University


# **DRAM Hierarchy**





### **DRAM Array Organization**














### **DRAM** Precharge




### **DRAM** Precharge




### **DRAM** Precharge




### **RAIDR** Components




# Idle Power Consumption



### Performance: 85°C




### Energy: 85°C



# **RAIDR** Default Configuration

- ► 64-128 ms bin: 256 B Bloom filter, 10 hash functions; 28 rows in bin, false positive probability 1.16 · 10<sup>-9</sup>
- 128-256 ms bin: 1 KB Bloom filter, 6 hash functions; 978 rows in bin, false positive probability 0.0179

### Refresh Reduction vs. RAIDR Configuration



### **RAIDR** Configurations

Key	Description	Storage Overhead
Auto	Auto-refresh	N/A
RAIDR	Default RAIDR: 2 bins (64–128 ms, $m = 2048$ ; 128–256 ms, $m = 8192$ )	1.25 KB
1 bin (1)	1 bin (64–128 ms, $m = 512$ )	64 B
1 bin (2)	1 bin (64–128 ms, $m = 1024$ )	128 B
2 bins (1)	2 bins (64–128 ms, $m = 2048$ ; 128–256 ms, $m = 2048$ )	512 B
2 bins (2)	2 bins (64–128 ms, $m = 2048$ ; 128–256 ms, $m = 4096$ )	768 B
2 bins (3)	2 bins (64–128 ms, <i>m</i> = 2048; 128–256 ms, <i>m</i> = 16384)	2.25 KB
2 bins (4)	2 bins (64–128 ms, $m = 2048$ ; 128–256 ms, $m = 32768$ )	4.25 KB
3 bins (1)	3 bins (64–128 ms, $m = 2048$ ; 128–256 ms, $m = 8192$ ; 256–512 ms, $m = 32768$ )	5.25 KB
3 bins (2)	3 bins (64-128 ms, m = 2048; 128-256 ms, m = 8192; 256-512 ms, m = 65536)	9.25 KB
3 bins (3)	3 bins (64–128 ms, $m = 2048$ ; 128–256 ms, $m = 8192$ ; 256–512 ms, $m = 131072$ )	17.25 KB
3 bins (4)	3 bins (64-128 ms, $m = 2048$ ; 128-256 ms, $m = 8192$ ; 256-512 ms, $m = 262144$ )	33.25 KB
3 bins (5)	3 bins (64-128 ms, <i>m</i> = 2048; 128-256 ms, <i>m</i> = 8192; 256-512 ms, <i>m</i> = 524288)	65.25 KB