Improving DRAM Performance by Parallelizing Refreshes with Accesses

Kevin Chang

Donghyuk Lee, Zeshan Chishti, Alaa Alameldeen, Chris Wilkerson, Yoongu Kim, Onur Mutlu





Executive Summary

- DRAM refresh interferes with memory accesses
 - Degrades system performance and energy efficiency
 - Becomes exacerbated as DRAM density increases
- <u>Goal</u>: Serve memory accesses in parallel with refreshes to reduce refresh interference on demand requests
- Our mechanisms:
 - 1. Enable more parallelization between refreshes and accesses across different banks with new per-bank refresh scheduling algorithms
 - 2. Enable serving accesses concurrently with refreshes in the same bank by exploiting DRAM subarrays
- Improve system performance and energy efficiency for a wide variety of different workloads and DRAM densities
 - 20.2% and 9.0% for 8-core systems using 32Gb DRAM
 - Very close to the ideal scheme without refreshes

Outline

- Motivation and Key Ideas
- DRAM and Refresh Background
- Our Mechanisms
- Results


Refresh Penalty



Refresh delays requests by 100s of ns


Existing Refresh Modes

All-bank refresh in commodity DRAM (DDRx)




- <u>Problem 1</u>: Refreshes to different banks are scheduled in a strict round-robin order
 - The static ordering is hardwired into DRAM chips
 - Refreshes busy banks with many queued requests when other banks are idle
- <u>Key idea</u>: Schedule per-bank refreshes to idle banks opportunistically in a dynamic order

<u>Problem 2</u>: Banks that are being refreshed cannot concurrently serve memory requests




- <u>Problem 2</u>: Refreshing banks cannot concurrently serve memory requests
- <u>Key idea</u>: Exploit **subarrays** within a bank to parallelize refreshes and accesses across **subarrays**



Outline

- Motivation and Key Ideas
- DRAM and Refresh Background
- Our Mechanisms
- Results


DRAM System Organization



• Banks can serve multiple requests in parallel

DRAM Refresh Frequency

 DRAM standard requires memory controllers to send periodic refreshes to DRAM




Increasing Performance Impact


- DRAM is unavailable to serve requests for
 <u>tRefLatency</u> of time
 <u>tRefPeriod</u>
- 6.7% for today's 4Gb DRAM
- Unavailability increases with higher density due to higher *tRefLatency*
 - 23% / 41% for future 32Gb / 64Gb DRAM

All-Bank vs. Per-Bank Refresh

<u>All-Bank Refresh</u>: Employed in commodity DRAM (DDRx, LPDDRx)



Per-Bank Refresh: In mobile DRAM (LPDDRx)



- 1) Per-bank refreshes are **strictly scheduled** in round-robin order (as fixed by DRAM's internal logic)
- 2) A refreshing bank cannot serve memory accesses

Goal: Enable more parallelization between refreshes and accesses using practical mechanisms

Outline

- Motivation and Key Ideas
- DRAM and Refresh Background
- Our Mechanisms
 - 1. Dynamic Access-Refresh Parallelization (DARP)
 - 2. Subarray Access-Refresh Parallelization (SARP)
- Results

Our First Approach: DARP


- Dynamic Access-Refresh Parallelization (DARP)
 - An improved scheduling policy for per-bank refreshes
 - Exploits refresh scheduling flexibility in DDR DRAM
- <u>Component 1</u>: Out-of-order per-bank refresh
 - Avoids poor static scheduling decisions
 - Dynamically issues per-bank refreshes to idle banks
- <u>Component 2</u>: Write-Refresh Parallelization
 - Avoids refresh interference on latency-critical reads
 - Parallelizes refreshes with a batch of writes

1) Out-of-Order Per-Bank Refresh

- Dynamic scheduling policy that prioritizes refreshes to idle banks
- Memory controllers decide which bank to refresh

1) Out-of-Order Per-Bank Refresh

Baseline: Round robin




Outline

- Motivation and Key Ideas
- DRAM and Refresh Background
- Our Mechanisms
 - 1. Dynamic Access-Refresh Parallelization (DARP)
 - 1) Out-of-Order Per-Bank Refresh
 - 2) Write-Refresh Parallelization
 - 2. Subarray Access-Refresh Parallelization (SARP)
- Results

Refresh Interference on Upcoming Requests

• <u>Problem</u>: A refresh may collide with an upcoming request in the near future



DRAM Write Draining


- Observations:
- 1) **Bus-turnaround latency** when transitioning from writes to reads or vice versa
 - To mitigate bus-turnaround latency, writes are typically drained to DRAM in a batch during a period of time
- 2) Writes are not latency-critical



2) Write-Refresh Parallelization

Proactively schedules refreshes when banks are serving write batches

Baseline




Outline

- Motivation and Key Ideas
- DRAM and Refresh Background
- Our Mechanisms
 - 1. Dynamic Access-Refresh Parallelization (DARP)
 - 2. Subarray Access-Refresh Parallelization (SARP)
- Results

Our Second Approach: SARP

Observations:

- 1. A bank is further divided into subarrays
 - Each has its own row buffer to perform refresh operations




2. Some **subarrays** and **bank I/O** remain completely **idle** during refresh

Our Second Approach: SARP

- <u>Subarray Access-Refresh Parallelization (SARP)</u>:
 - Parallelizes refreshes and accesses within a bank

Our Second Approach: SARP


- Subarray Access-Refresh Parallelization (SARP):
 - Parallelizes refreshes and accesses within a bank



Outline

- Motivation and Key Ideas
- DRAM and Refresh Background
- Our Mechanisms
- Results

Methodology




- **<u>100 workloads</u>**: SPEC CPU2006, STREAM, TPC-C/H, random access
- System performance metric: Weighted speedup

Comparison Points


- All-bank refresh [DDR3, LPDDR3, ...]
- Per-bank refresh [LPDDR3]
- Elastic refresh [Stuecheli et al., MICRO'10]:
 - Postpones refreshes by a time delay based on the predicted rank idle time to avoid interference on memory requests
 - Proposed to schedule all-bank refreshes without exploiting per-bank refreshes
 - Cannot parallelize refreshes and accesses within a rank
- Ideal (no refresh)

System Performance



2. Consistent system performance improvement across DRAM densities (within 0.9%, 1.2%, and 3.8% of ideal)

Energy Efficiency



Other Results and Discussion in the Paper

- Detailed multi-core results and analysis
- Result breakdown based on memory intensity
- Sensitivity results on number of cores, subarray counts, refresh interval length, and DRAM parameters
- Comparisons to DDR4 fine granularity refresh

Executive Summary

- DRAM refresh interferes with memory accesses
 - Degrades system performance and energy efficiency
 - Becomes exacerbated as DRAM density increases
- <u>Goal</u>: Serve memory accesses in parallel with refreshes to reduce refresh interference on demand requests
- Our mechanisms:
 - 1. Enable more parallelization between refreshes and accesses across different banks with new per-bank refresh scheduling algorithms
 - 2. Enable serving accesses concurrently with refreshes in the same bank by exploiting DRAM subarrays
- Improve system performance and energy efficiency for a wide variety of different workloads and DRAM densities
 - 20.2% and 9.0% for 8-core systems using 32Gb DRAM
 - Very close to the ideal scheme without refreshes

Improving DRAM Performance by Parallelizing Refreshes with Accesses

Kevin Chang

Donghyuk Lee, Zeshan Chishti, Alaa Alameldeen, Chris Wilkerson, Yoongu Kim, Onur Mutlu






Backup

Comparison to Concurrent Work

- Zhang et al., HPCA'14
- <u>Ideas</u>:
 - 1) Sub-rank refresh \rightarrow refreshes a subset of banks within a rank
 - 2) Subarray refresh \rightarrow refreshes one subarray at a time
 - 3) Dynamic sub-rank refresh scheduling policies
- <u>Similarities</u>:
 - 1) Leverage idle subarrays to serve accesses
 - 2) Schedule refreshes to idle banks first
- <u>Differences</u>:
 - 1) Exploit write draining periods to hide refresh latency
 - 2) We provide detailed analysis on existing per-bank refresh in mobile DRAM
 - 3) Concrete description on our scheduling algorithm


Performance Impact of Refreshes

• Refresh penalty exacerbates as density grows




Temporal Flexibility

 DRAM standard allows a few refresh commands to be issued early or late




Refresh

- tRetention=32*ms*
- tRefreshPeriod=3.9µs
- Fixed number of refresh commands to refresh entire DRAM: N=8192



Unfairness (*Maximum Slowdown* = $\max_{i} \frac{IPC_{i}^{alone}}{IPC_{i}^{shared}}$



Our mechanisms do not unfairly slow down specific applications to gain performance

Power Overhead

Power overhead to parallelize a refresh operation and accesses over **a four-activate window**:


$$PowerOverhead_{tFAW} = (4 * I_{ACT} + I_{REF}) / 4 * I_{ACT}$$

Activate current Refresh current

Extend both tFAW and tRRD timing parameters:

 $tFAW_{SARP} = tFAW * PowerOverhead_{tFAW}$ $tRRD_{SARP} = tRRD * PowerOverhead_{tFAW}$


Refresh Interval (7.8µs)




Die Area Overhead

- Rambus DRAM model with 55nm
- SARP area overhead: 0.71% in a 2Gb DRAM chip


System Performance



Effect of Memory Intensity




DDR4 FGR




Performance Breakdown

- Out-of-order refresh improves performance by 3.2%/ 3.9%/3.0% over 8/16/32Gb DRAM
- Write-refresh parallelization provides additional benefits of 4.3%/5.8%/5.2%

tFAW Sweep




Performance Degradation using Per-Bank Refresh



Pathological latency = 3.5 * tRefLatency_AllBank

Our Second Approach: SARP

- Subarray Access-Refresh Parallelization (SARP):
 Parallelizes refreshes and accesses within a bank
- <u>Problem</u>: Shared address path for refreshes and accesses
- <u>Solution</u>: Decouple the shared address path



Our Second Approach: SARP

- Subarray Access-Refresh Parallelization (SARP):
 Parallelizes refreshes and accesses within a bank
- <u>Problem</u>: Shared address path for refreshes and accesses
- <u>Solution</u>: Decouple the shared address path

